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TERMS OF REFERENCE 
This project was proposed by M. Michel Malengret, lecturer at the University of Cape 
on the 101h February 2005. The project is aimed at designing a device for the detection 
and mitigation of power quality problems. 
The requirements for this thesis project were set by M. Michel Malengret, who also 
supervised the progress on the project. 
The specitic instructions were: 
1. To review the relevant literature on available mitigation devices with 
particular emphasis on series-connected deviees 
2. To review the literature on controllers used to detect and mitigate power 
quality problems 
3. To design a device for mitigation of these power quality problems 
4. To develop a control algorithm for the device 
5. To test these algorithms in Matlab-Simulink 
6. To implement the control algorithm experimentally usmg the DS 1104 













Voltage sensitive electronic equipment, such as computers, process controllers, 
programmable logic controllers, adjustable speed drives and robotic devices is 
increasingly used in modern industrial processes. Industrial loads thus require a 
supply free of voltage disturbances such as voltage dips, swells, unbalances and 
harmonics. The effect of these disturbances may be as bad as a complete shut down of 
a production line, hence giving rise to the growing interest and need, for mitigation of 
such power quality problems. The objective of this thesis is to design and build a 
mitigation device to shield loads from these problems. 
System Description 















Figure 0-1: Configuration of the system used in this thesis 
A back to back converter is to be used. One converter is connected in parallel with the 
supply and called the shunt converter. The other converter is connected in series with 
the supply via series transformers and is known as the series connected converter. The 
shunt converter is controlled to regulate the DC bus voltage shared by both 
converters. The series connected converter mitigates disturbances by injecting 











Control techniques for both converters 
The shunt converter uses a Hysteresis current control technique (HCC) instead of the 
more efficient Space Vector Pulse Width Modulation (SVPWM) to regulate the DC 
bus voltage. This choice is due to the limitation of the DS 11 04 controller board to 
perform SVPWM switching for exclusively one converter, and is used for the control 
of the series connected converter. The inputs to the SVPWM algorithm are the 
stationary frame components Ua and U~ which are the ouputs of the controllers 
designed to detect and mitigate disturbances. Individual controllers are first developed 
to detect and mitigate various disturbances separately and then combined to obtain the 
final algorithm. 
The first controller is designed for mitigation of balanced dips and swells. Three 
phase balanced voltages (consisting solely of a positive sequence) are measured and 
transformed to a synchronous reference frame where the magnitude of these voltages 
is obtained as a dc component. This dc component is then used to detect balanced dips 
or swells. A PI controller is used to track the reference rated voltage. However, in the 
presence of an unbalance, the negative sequence present causes 100Hz oscillations to 
appear superimposed on the dc component and the control fails. To deal with 
unbalanced dips, a second controller is designed to remove the negative sequence 
from the supply. The supply voltage is decomposed into its positive and negative 
sequence components. The unbalance is removed using a negative sequence controller 
and the dip regulated using the positive sequence controller previously designed. 
The third controller is used to detect and mitigate low order harmonics. Low order 
harmonics are detected and isolated from each other in different synchronous frames. 
Once their phase and magnitude have been measured, the negative of these harmonics 
can be injected back into the supply to mitigate them. 
Finally, the various controllers are combined to obtain the final algorithm, capable of 
mitigating swells, unbalanced dips and harmonics. The combined effect of the filter 
and transformers at the output of the series inverter is compensated by adding 
different gains and phase shifts to the positive and negative sequences as well as to 
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Figure 0-2: Schematic of the final algorithm for mitigation of power quality problems 
Testing of the system 
All the controllers designed are tested both in simulation and experimentally. The Matlab-
Simulink package is used for simulations while the dSPACE ACE Kit is used for real 
time implementation. Faults are created by placing three variable resistors in line with the 
supply and switching them on and off using a three phase contractor. Harmonics already 
present in the UCT supply are used to test the ability of the device to mitigate harmonics. 
Conclusions 
The prototype successfully mitigates voltage swells, unbalanced dips as well as low 
order harmonics. The response of the device is slowed down by the presence of filters 
in the algorithm. The HCC technique is not appropriate when limited to low switching 












Two embedded DSP systems could be used to control the two converters separately. In 
doing so, the SVPWM control for the DC bus regulation could be implemented to avoid 
the drawbacks of the HCC method. Furthermore, with a DSP allocated exclusively to the 
series converter, the DVC algorithm could be implemented for both the positive and 
negative sequences as well as for the various harmonics to avoid the delays of filters and 
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Chapl.:r I: Illtroductiun 
1. INTRODUCTION 
1.1 Overview 
The thesis describes the design, modeling and implementation of a back to back converter 
for voltage regulation and balancing as well as mitigation of low order voltage harmonics 
in the supply. The system designed in this project supports rather than completely shields 
the load voltage and thus only needs to be a fraction of the power rating of the load. Both 
converters share a common DC bus. The first converter is connected in parallel with the 
supply side and uses a Hysteresis Current Control algorithm (HCC) to regulate the DC 
bus. The second converter is connected via series injection transformers to the load side. 
It uses power from the common DC bus and Space Vector Pulse Width Modulation 
technique (SVPWM) to inject three phase AC voltages of controllable amplitude and 
phase through the series transformers. Thus, by injecting the correct voltage in each 
phase, the system can shield critical loads by mitigating disturbances present at the supply 
side. 
1.2 Background and Motivation 
Voltage sensitive electronic equipment such as computers, process controllers, 
programmable logic controllers, adjustable speed drives and robotic devices is 
increasingly being used in modern industrial processes [1, 2, 3]. As a result, industrial 
loads need a supply that is free of voltage disturbances while industrial clients are 
becoming more aware of the losses that results from low power quality [4]. In fact, 
even voltage dips lasting a few milliseconds can cause production stops with 
substantial associated costs. These costs include production losses, equipment 
restarting, damaged or low quality product and reduced customer satisfaction. These 
costs explain the growing interest and need, for mitigation of power quality problems 











Ulapl~r . Intruductioll 
voltage dips, voltage unbalance, voltage swells and voltage harmonics. These 
disturbances are described in the following sections. 
1.2.1 Voltage Dips and Voltage Unbalance 
Voltage dips are the most serious power quality problem [3,6]. In [4], a voltage dip is 
described as a decrease in the rms voltage from 0.1 to 0.9 pu at the power frequency 
for duration from 0.5 cycles to 1 minute. However, the majority of voltage reductions 
are typically to about 0.7 pu of a nominal 1.0 pu supply voltage [7]. If all phases 
decrease by the same magnitude, the dip is said to be a balanced one. If the phases 
have unequal magnitude during the dip, then the dip is said to be an unbalanced one. 
Voltage dips may be caused by faults in power systems or when large induction 
motors are started, when large loads are switched on [3, 4]. However, the most 
common cause of voltage dips in industrial plants is a short-circuit fault [5]. Voltage 
unbalance is a result of the increased number of nonlinear loads [8]. Voltage dips and 
unbalances have undesirable effects on industrial equipment. For example, ac electric 
machines supplied with unbalanced voltages produce large negative sequence current 
components due to low negative sequence impedance. These currents increase 
machine losses, reduce torque and cause extra temperature rise which is likely to 
shorten the machine's life [8, 9 ,10]. 
Figure 1.1 shows the Infonnation Technology Industry Council (InC) power 
acceptability curve. This curve is a modification of the Computer Business Equipment 
Manufacturers Association (CBEMA) curve and is used to assess whether loss of load 
is expected during a particular disturbance. The CBEMA curve was initially designed 
to assess computer vulnerability to power supply disturbances. However, the curve 
has been applied to adjustable speed drives, fluorescent lighting, general loads, and 
modern computer and microprocessor loads [11]. The curve illustrates that dips and 
swells of large magnitude occurring for a very short period are usually tolerable. 
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Figure 1-1: The ITIC power acceptability curve [111 
1.2.2 Voltage swells 
1000 
In [4], a voltage swell is described as an increase in the rms voltage above 1.1 pu at 
the power frequency for duration from 0.5 cycle to 1 minute. Voltage swells can 
happen for different reasons. For example, capacitors are often used for power factor 
correction. If all three phases are over-compensated a three phase over-voltage will 
occur where all three voltages will be higher than the rated value. This situation 
usually happens when a plant is shut down but the capacitors are still connected to the 
system [10]. Voltage swells can cause over-heating, tripping or even damage of 
industrial equipment such as drives and control relays [4]. 
1.2.3 Voltage harmonics 
Harmonics are caused by power electronic equipment and nonlinear and large single 
phase loads [8]. Harmonic waveform distortion has become a problem to sensitive 












zero crossmg of the supplied voltage, both of which are affected by harmonic 
distortion [4, 12]. 
1.3 Objectives 
The objectives of the thesis are to: 
• conduct a thorough literature review of mitigation devices and ways of 
controlling them to detect and mitigate power quality problems 
• design a topology for the mitigation device 
• develop a control algorithm that detects disturbances and calculates a three-
phase voltage that needs to be injected to correct the supply voltage 
• test the control algorithm in Matlab/Simulink 
• test the device experimentally on a 10k W resistive load using the DS 11 04 
Controller card 
1.5 Plan of Development 
The thesis consists of 7 chapters and is outlined as follows: 
Chapter 2 focuses on the design of the proposed system for mitigation of disturbances 
described in chapter 1. Switching techniques are suggested for the switching of both 
series and shunt connected converters. 
In chapter 3, different algorithms are discussed for the detection and mitigation of 
different disturbances. A simple positive sequence controller is first designed to sense 
and mitigate balanced dips and swells. A second controller is then designed for 
detection and elimination of negative sequence voltages which are responsible for 
unbalanced supplies. Together, the two controllers achieve mitigation of balanced and 
unbalanced dips or swells. A third controller is designed to isolate low order 
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Finally, all three controllers are combined to achieve mitigation of swells, balanced 
and unbalanced dips as well as mitigation of low order harmonics. 
Chapter 4 describes the hardware and software. The hardware includes the two 
converters, driver modules for the IGBTs of the converters, LEM modules for current 
and voltage measurements and the DS 11 04 R&D Controller Card and board. The 
software comprises the Real Time Interface (R TI) and the Control Desk programs 
from the dSPACE package as well as Matlab-Simulink. 
In chapter 5, both simulation and experimental results are presented and compared for 
the regulation of the DC bus by the shunt converter as well as the mitigation of 
different disturbances by the series inverter. Conclusions are then drawn in chapter 6 
and recommendations made in chapter 7. 
1.6 Background Research 
1.6.1 Mitigation Devices 
The number of devices for mitigation of different power quality problems is immense 
ranging from traditional equipment to modern power electronic based devices. Some 
of these devices are presented in the following sections. 
1.6.1.1 Motor-Generator Sets [5, 13] 
A traditional device used to mitigate voltage dips is the Motor-generator set illustrated 
in figure 1.2. It consists of a motor, a synchronous generator and a flywheel all 
connected together. The motor is fed by the supply and the generator feeds the load. 
In this device, the rotational energy stored in a flywheel provides power to the load 
during the dip. This device is very efficient but has drawbacks such as its size, noise 
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Figure 1-2: Motor-generator set 151 
1.6.1.2 Constant Voltage Transformer (CVT) [5] 
A constant voltage or ferro-resonant transformer (CVT) illustrated in figure 1.3, is 
similar to a 1: 1 transformer that has been excited at a high point on its saturation 
curve and produces an output voltage that is unaffected by variations in the input 






Figure 1-3: Typical circuit for a ferro resonant-transformer 15] 
1.6.1.3 Static Voltage Regulator (SVR) [5,13] 
Electronic tap changes mounted on a transformer change the tum ratio to allow 
regulation of the secondary voltage in steps when dips occur at the primary side. This 
device is called the static voltage restorer and is illustrated in figure 1.4. The 
disadvantage of this method is that the thyristor switches it uses can only be switched 
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SUPPLY 
Figure 1-4: SVR [13) 
1.6.1.4 Static Transfer Switch (STS) [5,13, 14] 
The STS (figure 1.5) consists of two three phase static switches that allow a fast 
transfer (less than a quarter of a cycle) of sensitive loads from a primary source that 
experiences the disturbance, to a secondary source independent of the primary one. 
The drawback of this device is that load will not be protected if the disturbance affects 









Figure 1-5: Static Transfer Switch [51 
1.6.1.5 Uninterruptible Power Supply (UPS) [5, 13] 
The UPS consists of a diode rectifier followed by an inverter as indicated by figure 
1.6. Energy is stored in batteries and is used to maintain the DC bus that supplies the 











equipment. However, for bigger loads, the costs associated with conversion losses and 
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Figure 1-6: Uninterruptible power supply (5) 
1.6.1.6 Static Series Compensator (SSC) 15, 13] 
The sse (figure 1.7), commercially known as the Dynamic Voltage Restorer CDVR) 
is a voltage source controller (VSC) connected in series with the supply voltage by 
means of a series connected injection transformer. The device injects a voltage of 
controllable magnitude and phase to obtain the desired load voltage and can thus be 
used to mitigate voltage swells, dips and harmonics. The real power transferred by the 
vse is obtained from an energy storage device. The size and cost of that energy 
storage device has a large impact of the compensation ability of the sse and 
represents the greatest limitation of that device. The inverter consisting of IGBTs can 
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1.6.1.7 Static Synchronous Compensator (STATCOM) 115,16] 
The ST A TCOM (figure 1.8) is a VSC connected to the supply via a shunt connected 
converter as compared to the VSC which is connected in series to the supply. By 
varying the amplitude of the voltage produced by the VSC, flow of reactive power 
between the supply and the converter is achieved. Flow of real power is achieved by 
changing the phase angle between the converter voltage and the output voltage. The 
ST A TCOM can thus be used for power factor correction. It can also be used for 
unbalance compensation as presented in [34]. 
r------------- - ------------ - -- e ~ 
: A : 
FI lter 
. 
~ -- ---- - - - - - - --- - - - - - ----------- ~ 
Figure 1-8: STATCOM Configuration [15] 
1.6.1.8 The UPFC and the UPQC 
The UPQC (Unified Power Qualitty Controller) is a modification of the Unified 
Power Flow Controller (UPFC) [18] and is considered to be one of the most powerful 
solutions to large sensitive loads [21]. Both the UPFC and the UPQC consist of two 
converters, one connected in parallel with the line and one in series, and can be 
regarded as a combination of a STA TCOM and a VSC as illustrated in figure 1.9. 
This configuration provides an alternative to the limitation of an energy storage 
device of the sse as the parallel converter provides the active power required by the 
series converter. The UPFC instantaneously controls active and reactive power flow 
in the transmission line while maintaining a fixed voltage at the point of 
compensation [19, 20, 22]. The UPQC benefits from the capabilities of both the 
ST A TCOM and the SSC and can thus mitigate sags, swells, voltage imbalance, 
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conection [19]. Its main disadvantage is the complexity of the control required due to 
the number of solid-state devices used [17]. 





Figure 1-9: Scheme of the unified power quality conditioner (UPQC) [131 
1.6.2 Control Strategies for Mitigation Devices 
It is evident that the configuration scheme of both the UPFC and UPQC makes them 
the most versatile and complex power electronic equipment that have been developed 
for power quality improvement [20). In this section, control strategies proposed in the 
literature for both the shunt and the series converter are discussed 
1.6.2.1 DC Bus Voltage Regulation 
The shunt converter can perform power factor conection as described in 1.6.1.8. 
However, when used for that purpose, DC bus voltage oscillations occur. These 
oscillations affect the performance of the series converter and as a result, a complex 
control technique is now required for that converter [18] . Thus, the shunt controller 
implemented in this thesis is solely designed for DC bus regulation to provide active 
power to the series converter, thus simplifying the control. 
In [23] different control strategies are studied for the regulation of a DC bus in a grid 
connected converter. All these strategies achieve bi-directional power flow at unity 
power factor to control the DC bus. The three control techniques are Hysteresis 
Cunent Control (HCC), Voltage Oriented Control (VOC) and Direct Power Control-
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implement [hysteresis] and involves only one PI controller compared to the three that 
both other techniques require. The results of this thesis indicate that VOC and DPC-
SVM, which use the more efficient Space Vector Pulse Width Modulation (SVPWM), 
are preferred to 11CC although the latter offers a slightly faster response. HCC has the 
disadvantage of a varying frequency which generates continuous harmonics spectrum 
[13]. It also requires fast sampling frequencies to avoid current overshoots in the 
hysteresis currents [24]. However, only one converter can be controlled using 
SVPWM by the DS 1104 Controller card and this switching technique is implemented 
for the series converter. Thus, the Hysteresis Current Control is used for the shunt 
converter. 
1.6.2.2 Detection and Mitigation of Dips 
The series inverter is the most important component of the device and mitigates 
power quality problems. In this thesis, mitigation of voltage swells, unbalanced dips 
and voltage harmonics is performed. Different control techniques have been reported 
in literature for the detection and mitigation of these disturbances and are discussed in 
this section. 
The detection of a power quality problem can only be detected by measurements of 
the supply voltage and/or currents. Conventional methods related to phasors proposed 
in [25] involve calculation of rms values of voltages which degrades the performance 
during transients. In this thesis, a technique based on the synchronous d-q frame is 
used. Line to line voltages are measured and transformed to the stationary frame. 
Then, the stationary frame components are transformed to the d-q synchronous frame 
using an angle O. By carefully choosing that angle, the supply voltage can be 
represented as dc components which are easier to control. However, if the supply 
voltage is unbalanced, the supply voltage will not be represented as pure dc 
components any longer, due to the presence of a negative sequence [26]. 
To tackle this difficulty, [26-30] propose the concept of two rotating coordinate 
frames to extract the positive and negative sequence components of the supply voltage 
using angle e. The author uses a phase lock loop which is slow and degrades the 
response during transients [30]. In this thesis, the grid voltages are sampled 












associated with the phase lock loop are eliminated resulting in a superior dynamic 
response. The instantaneous positive and negative sequence components are extracted 
using a set of equations derived in [31]. The same equations are used in [26-30]. The 
unbalanced system can be balanced by removing the negative sequence, and regulated 
by controlling the amplitude of the positive sequence voltage [9, 26-30]. This 
technique is implemented in section 3.2 of this thesis. 
The presence of a low pass filter and of three single phase transformers affects the 
performance of the device by causing a voltage drop as well as a phase shift to the 
voltage supplied by the eonverter [26-28, 30]. In [26-28, 30] the author uses a filter 
compensation matrix which performs a back calculation of the filter input voltage to 
compensate for the filter effect. This method necessitates three additional current 
measurements. However, the author assumes that the transformer is ideal and thus 
does not compensate for its effect. Furthermore, this method has been found to offer 
poor transient performance and is sensitive to variations in filter parameters [6, 32, 
33]. 
To overcome the drawbacks of this algorithm, a Double Vector Algorithm (DVC) is 
presented in [32]. This algorithm is executed in the d-q synchronous frame where the 
supply voltage is represented by dc components. Thus, a PI controller is used to track 
the reference voltage. The algorithm uses two vector-control loops to track the 
reference of the injected voltage which includes compensation for the voltage drop 
across the filter. The outer voltage loop controls the capacitor voltage by calculating a 
reference for the inductor current. This current reference is used by the inner current 
loop to estimate the converter voltage. This algorithm shows an improved transient 
response compared to the one presented in [26-28, 30] but is also based on the 
assumption of an ideal injection transformer. In [12], the DVC algorithm is altered to 
accommodate the presence of a real transformer. The leakage inductance of the 
transformers adds up to the filter present between the converter and the grid, creating 
an L-C-L filter and not just an L-C filter as assumed up to now. [12] proposes the 
addition of a third control loop and the calculation of the voltage drop on the windings 












The two DVC methods discussed above are designed for purely balanced systems. In 
the case of an unbalanced system, the presence of oscillations in the dc components 
obtained in the d-q synchronous frame causes the method to fail [6, 33]. Thus, [6, 33] 
propose a Modified Double Vector Control (MDVC) where the positive and negative 
sequence are extracted from the supply voltage as in [26-30] using the equations 
derived in [31]. They are then transformed into two synchronous frames rotating in 
opposite directions. In their respective frames, both sequences appear as dc 
components and two DVC algorithms are used to control the two sequences 
separately. 
Both the DVC [32] and MDVC [6, 33] have a few drawbacks. They both require 12 
measurements: 
• The three supply voltages 
• The voltages across the three capacitors 
• The three supply currents 
• The three inductor currents 
The MDVC algorithm is not implemented in this thesis due to the number of 
measurements required. The DS 11 04 Controller card is limited to 8 ADC channels 
only. A simpler approach to filter compensation is presented in chapter three of this 
thesis. 
Furthermore, both the DVC and the MDVC are designed for supplies free of 
harmonics. In the presence of harmonics, oscillations of higher frequencies than in the 
ease of an unbalance appear in the de components of the d-q synchronous frame, 
causing both algorithms to fail. Thus, the PI controller used in the DVC fails to track 
its reference. A possible solution to that problem is proposed in [4, 12] where a 
moving average filter is used to remove the oscillations due to harmonics. The 
drawback of this method is a delay of half a cycle due to the filter. Thus, the response 
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In [28, 30] a better solution is suggested to achieve a faster response of the device to a 
dip. The oscillations present in the d-q frame due to the presence of harmonics can be 
removed by measuring the harmonics and subtracting them from the measured signals 
to obtain their fundamental component. This subtraction is performed in the a-~ 
stationary frame and avoids the need for the moving average filter. However, this 
method depends on accurate measurements of the harmonics which will be discussed 
shortly. This technique is used to extract the fundamental of the supply voltage in this 
project. 
1.6.2.3 Detection and Mitigation of Harmonics 
Techniques for harmonic mitigation have been researched and developed for a long 
time. Passive filters were traditionally used to mitigate harmonics. However, these 
filters have some disadvantages such as a slow response, dependence on the system 
impedance and inability to adjust to load variations [12, 13]. Hence, active filters have 
been proposed instead [2, 12, 28, 30]. 
Different algorithms have been developed for detecting and measuring harmonics. In 
[34], three different techniques are compared. The first one is a direct active filtering 
method (D-Method) performed in the d-q synchronous frame. The oscillations due to 
the harmonics in the d-q frame are removed by using low pass filters and the filtered 
signal is subtracted from the unfiltered one. The result is the d-q components of all the 
harmonics present in the supply. The drawback of this method is a delay of 25ms as 
well as a phase shift caused by the filters. The second method described as the F-
Method in [34] uses a moving Fourier series to detect the harmonics. This method has 
a better response time 10ms but is complex. The last method called the T -method uses 
low pass filters to extract the magnitude of various harmonics in separate rotating 
frames. It has the same drawbacks as the D-Method but achieves the detection of the 
harmonics separately. 
In [4, 12], resonant filters are used to isolate different harmonics. The filter is 
designed to have a low gain for all frequencies except for the one being isolated. The 
filter is also designed to introduce no phase shift to the measured harmonic. In [28, 
30], a more accurate algorithm is developed to isolate the harmonics in different 












appear as oscillations. It is similar to the T-method presented in [34] but is a much 
faster and more accurate algorithm. By averaging over half a cycle of the system 
frequency, the harmonics appearing as oscillations are cancelled and the de 
component isolated. Thus, the exact magnitude and phase of that harmonic is 
obtained. This method involves a delay of lOms and is implemented in section 3.3 of 
this project. 
Once the harmonics have been detected and measured, they can be subtracted from 
the supply by using the injection transformers as in [4, 12]. However, the filter at the 
output of the converter will affect the injected voltages in a similar way to that with 
the fundamental components. [4, 12] do not offer compensation for the effect of the 
filter. In [28, 30], a filter compensation matrix for harmonics similar to the one 
developed for the fundamental component [26-28, 30] is proposed. Although this 
algorithm has been found to present a poor transient performance when applied to the 
positive and negative sequence components [6, 32 ,33], it is suitable for mitigation of 
harmonics that usually happens in steady state [28]. A better method would be to use 
the DVC algorithm applied to the positive and negative sequences to each harmonic 
in the different d-q synchronous frames where each harmonic is detected as dc 
components. None of the papers studied have applied this concept. 
1.6.3 Summary and Conclusions of the Research 
The relevant literature survey can be summarized as follows: 
• The use of a system combining both a shunt and a series converter is a 
powerful solution for mitigation of power quality problems. However, the 
control of this system as a UPQC is very complex. 
• The VOC-SVPWM method for DC bus regulation is the preferred method and 
uses the efficient SVPWM. However, due to the limitation of the DSl104 
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• The transformation of the positive and negative sequences in two synchronous 
frames where each sequence appears as dc components simplifies the design 
of the respective controllers. This technique is implemented in this thesis. 
• The low pass filter at the output of the converter affects the voltages injected 
by the converter. Several algorithms have been discussed for compensation of 
the filter effects. The first technique performs a back calculation of the filter 
input voltage to compensate for the filter effect but is based on the assumption 
that the injection transformers are ideal. Furthermore, this method has been 
found to offer poor transient performance and is sensitive to variations in filter 
parameters. The MDVC provides a much better solution but also assumes 
ideal transformers. It also requires the measurements of 12 signals and thus 
can not be implemented using the DS 1104 Controller card which includes 
only 8 ADC channels. 
• Finally, techniques for detection and mitigation of harmonics have been 
discussed. The most accurate technique uses half cycle averaging of the d-q 
components of the supply in different synchronous frames to isolate and 
measure the magnitude and phase of each harmonic separately. This algorithm 
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2 DESIGN OF THE PROPOSED SYSTEM 
This chapter begins with a description of the configuration chosen for the 
compensator. Then, all the different elements of the system are discussed. Special 
attention is given to the choice made for the turns ratio of transformers. This ratio 
determines the overall rating of the system in comparison to the load. Finally, the 
function of each converter, and as the corresponding switching method for each of 
them. is also described. 
2.1 Connection scheme of the compensator 
One of the converters is connected in parallel with the line and will be referred to as 
the shunt converter. An LC filter is placed between the converter and the supply to 
remove high frequency harmonics. Line inductors are also used to limit the amount of 
ripple current [24]. The other converter is connected in series with the line through 
series injection transformers. Again, an LC filter is used to cancel the high frequency 
harmonics of the inverter. Both converters share a common DC bus that is supported 
by a capacitor bank. The shunt converter can be placed upstream of the series 
compensator or on the load side. In this thesis, the shunt converter is placed upstream 
of the compensator to maintain the power rating of the converter as low as possible. 
Indeed, if the shunt converter were placed on the load side, the series inverter would 
have to supply power both to the load and to the shunt converter. Three resistors and 
contractors are placed in series with the supply to create disturbances. This 
arrangement is discussed in section 2.6. The system is tested with a 10kW resistive 
load made up of nine 48.5.0 resistors rated at 220V. However, the prototype built is 
rated for a larger load due to the availability of equipment in the machine's 
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Figure 2-1: Configuration of compensating device 
the PI(lpu:'>cd system 
The device can be otT and operated in standby mode when there is no disturbance, and 
switched on by the occurrence of a disturbance. In standby mode, the compensator 
side of the transformer is short circuited to reduce its leakage impedance. 
Alternatively, the compensator can be continually on, providing compensation during 
normal operation (no disturbance) to compensate the voltage drop due to the load 
current flowing in the series transformer [35]. In this project, the compensator is 
operated continually. 
2.2 The Series Injection Transformers 
Three identical single phase transformers are used to inject voltage in series with the 
line. Each transformer is rated to a third of the size of the mitigation device. However, 
in this project, three 5000 KV A transformers as showed in figure 2.2, are used as they 











Chapter 2: Des ign o r the proposed system 
Figure 2-2: Series injection transformer 
The primary side of the transfonner is connected in star to the series inverter via an 
LC filter. The secondary side is connected in series with the line on the load side. The 
transfonners should have low impedances so that the voltage drop across them is 
negligible. The transfonner's turns ratio must be carefully chosen as it detennines: 
• The ratio between the load rated power and that of the mitigation device 
• The mitigation range possible 
• The cost of the system 
Three identical single phase 4: 1 turns ratio transfonners are preferred in the prototype 
built in this project. With that ratio, the mitigation device only needs to be rated at a 
quarter of the maximum load rated power. Thus, all the components that make up the 
device are rated for a quarter of the rated load power. Consequently the price for each 
of these components is reduced resulting in a much cheaper system than if it was rated 
for the full load rating. The drawback of this saving is that the device can only 
mitigate for disturbances of 25% of the supply voltage. However, as mentioned in 
section 1.2.1, most of the dips are typically to about 0.7 pu ofa nominal 1.0 pu supply 
voltage. Thus, if a dip of that magnitude should occur, the mitigation device would 
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according to the ITIC curve illustrated in figure 1.1. However, if greater dips were to 
occur, the device would only be able to bring the system back by 25%. 
The equivalent circuit of the transformer referred to the high voltage side is illustrated 
in figure 2.2 [38]. The circuit parameters were determined by performing an open-
circuit test and a short circuit test. Results from these two tests as well as the 
calculations of the circuit parameters are shown in appendix A. 
0.354 Q jO.144Q 
44800 j7115Q V'L 
Figure 2-3: Transformer equivalent circuit referred to high voltage side 
2.3 The LC filters 
The LC filters reduce the dv/dt effect on windings of the injection transformer and 
remove the high frequency harmonics produced by the high frequency switching of 
the IGBTs to obtain a sinusoidal voltage waveform [12]. The range of capacitors and 
inductors available in the Machines Laboratory at UCT is limited and the best 
combination is chosen to achieve the finest filtering possible. The cut-off frequency of 
each filter is also calculated using the following formula: 
f=--== (2.1) 
A large inductor was used for the shunt converter to reduce the current overshoot of 
the hysteresis currents. This is discussed in section 2.S.2.The parameters of the filter 
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Table 2-1: Parameters of the LC filter 
~t-C-o-n-v-e-rt-e-r-,-----S-e-r-ies-C-o-n-v-ert-er--, 
'-
! L, Inductance 40mH 2.5mH 
• C, Capacitance 9uF 9uF 
i 
I Cut-off Frequency 
. 
265Hz 1060Hz 
2.4 The Series Inverter 
The series inverter is the main component of the system. It controls the magnitude and 
phase of the voltage to be injected through the series transformers to keep the load 
voltage balanced. The switching teehnique used for the series inverter is Spaee Vector 
Pulse Width Modulation (SVPWM) technique. This switching technique is described 
in the following section. A control algorithm (discussed in detail in chapter 3) detects 
disturbances in the supply voltage and evaluates the corresponding voltage that must 
be injected by the series inverter to shield the load side voltage from the disturbance. 
The outputs of this control algorithm are the two stationary frame components, Ua and 
Up. These components are used as inputs to the SVPWM technique that produces the 
switching signals for the IGBTs of the inverter. 
2.4.1 Advantages of Space Vector Pulse Width Modulation Technique 
SVPWM is chosen because it offers many advantages over other Pulse Width 
Modulation (PWM) methods [36,37]: 
• It generates lower harmonic content in the output current, especially at 
high modulation indexes. 
• It uses the dc-bus more efficiently than sinusoidal PWM. A 15% increase 












• It mInImIZeS switching losses by performing the mInimUm amount of 
switching required to change states. This performance is achieved by 
changing the state of only one switch when going from one switch 
combination to the other. 
• SVM allows its user to place the voltage or current space vector exactly 
where desired in the d-q plane. 
2.4.2 AnaJysis of SVPWM 
Only the top 3 switches of the converter need to be controlled. The 3 bottom switches 
require the opposite states of the corresponding top switches. As a result, 8 
combinations are possible. These combinations range from (000) to (111), where the 
first number represents the state of switch S 1, the second number that of switch S3 
and the last one that of switch S5 as shown in the figure 2.4. A '0' indicates an open 
switch and a '1' indicates a closed one. 
Figure 2-4 : Typical schematic of a converter 
For each state, the phase voltages Ua, Ub and Uc can be summed vectorially to obtain 
the resultant space vector in the a-~ plane. Each combination thus represents a vector 
in the a-~ plane called a basic vector. The eight combinations form a hexagon. Two 
combinations, (000) and (Ill) lie at the centre of the hexagon. They are called the 
zero vectors. The other six combinations form six sectors inside the hexagon and are 
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Figure 2-5: The Basic Space Vectors (Normalized w.r.t. Vdc) and Switching States 
The average output voltage vector, Uout (corresponding to the maximum fundamental 
phase voltage), can be created by time weighted averaging of the two neighboring 
basic non-zero vectors that form the sector in which Uout lies, as well as the two zero 
vectors for equal time duration [36]. In figure 2.5, Uout is obtained by applying the 
non-zero basic vectors (100) and (110) for times tl and t2 and applying the zero basic 
vectors (000) and (111) for the rest of the period time i.e. to Ts- t1- t2 [36]. The use 
of the two zero basic vectors ensures that only one converter phase is commutated at 
time. 
2.4.3 Avoiding Over Modulation 
The inputs to the SVPWM technique used in this thesis are Vu(t), Vp(t) and V de(t), the 
magnitude of the DC bus. Vu(t) and Vp(t) are the two components of Vout(t), and are 
obtained from two peak line-to-line voltage measurements using the modified Clarke 
transform (refer to equ.3.2 in section 3.1.1). In this project, the control loop may 
produce values of Vu, and Vrl which causes Vout=.v«(Vu)2+ (Vpi) to be greater than the 
maximum achievable value represented by the hexagonal envelope which corresponds 
to the linear modulation range. If Uout exceeds the hexagon, (tl+ t2) > Ts, and over 
modulation occurs. If this condition arises, then tland t2 must be rescaled by dividing 
each of them by (tl+ t2). However, for sinusoidal line to line voltages, the locus of 
vector UOllt should be circular. Thus, the largest possible voltage magnitude that can 











that can be fitted inside the hexagon of figure 2.5 [36] rather than equal to the 
magnitude of the vector that can be fitted inside the hexagonal envelope. Hence, it is 
essential to limit the two stationary frame components so that Uout:S:Vdc/'-'3. A limiting 
method is used to constrain Uout to the maximum circular locus described above. If 
Uout exceeds VdJ'-'3, the limiting method will shrink Uout to Uout*='-'C(Ua*i+ (Up*)2) so 
that it does not exceed V de/'-'3. The new vector will be oriented in the same direction 
as Uout but will be shorter. This shrinkage is achieved by readjusting Ua and Up to Ua• 
and Up' as shown by equ.2.2 and equ.2.3. 
Vdc 
U a* = --:::-r====X U a 
Vdc 
--:::{'==== X U fJ 
2.4.4 Determining Sector and State Times 
(2.2) 
Knowing the sign and magnitude of Ua and Up, the sector in which Uout lies is easily 
found as illustrated by the flow diagram shown in figure 2.6 [37]. 
o 
No Yes 




Sector = 5 Sector = 2 














Once the sector is known, times t1 and t2 are calculated using the table 2.2 below: 
Table 2-2: Formula to calculate duty cycle once sector number is known [37[ 
Duty Cycle 
Sector Number T, { } A B tx ~-- A.Un + B.UJ 
Vvc 
i I 
tl(Sectorl) 1 13 Sector 1 
0 
2 
t 2( Sector 1 ) 13 
1 
1 
tl(Sector2) 13 Sector 2 
1 






h(Sector3) -1 73 
-1 
I 







t 1 (Sector5) 13 
Sector 5 
1 







Once tl and t2 have been found, to is calculated as to = (Ts- t)- t2). 
2.4.5 Obtaining the switching signals 
The next step is to create three reference voltage signals representing the three phases 
to compare to a carrier signal of frequency, lITs, to obtain the PWM signals required 
[37]. 
to 
Aref = tl + b + -
to 
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(2.6) 
The comparison with the high frequency carrier signal is done using 3 comparators, 
CMPl, CMP2 and CMP3. Note that the frequency of the carrier determines the 
switching frequency (fs= 1IT5)' 
To ensure that only one switch changes state when going from one combination to the 
other, the reference voltages, Aref, B ref and Cref, must be compared to the carrier signal 
using the correct comparators depending on the sector in which Dout is lying in. Table 
indicates which comparator must be used for each voltage reference in a particular 
sector [37]. 
Table 2-3: Reference voltage and Comparator combinations for minimum switching 137) 
Sector CMPRI CMPR2 CMPR3 
1 A ref Bref Cref 
2 B ref Aref Cref 
3 C ref Aref Bref 
4 C ref BreI' A ref 
5 Bref Cref Aref 
6 Aref Cref Bref 
Figure 2.7 illustrates the three voltage references Aref, Bref and Cref as well as the 
carrier signal. The PWM signal is created by comparing the voltage reference signals 
to the carrier. If the voltage reference signal is larger than the carrier, the output signal 
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Figure 2-7: Comparison of reference voltages to obtain switching pattern 137J 
Once the 3 voltage references have been compared to the carrier signal, 3 PWM 
signals are obtained for the top 3 switches. These signals are then inverted and fed to 
the bottom switches. This SVPWM algorithm is used for the simulations in Matlab-
Simulink. However, when the system is implemented in real time using the DS 11 04 
controller card, there is a limit on the minimum step size achievable. Thus, the 
generation of a high frequency carrier signal as well as the comparison of the three 
reference signals with that carrier is difficult to implement. However, the DS 1104 
controller card provides a SVPWM block available from the DS 11 04 RTI library 
which is able to produce high frequency switching signals independent of the step 
size. This block uses the times t1 and t2 as inputs and does the remaining processing to 
obtain the switching signals. However, only one SVPWM block is available so that 
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2.5 The Shunt Converter 
The shunt converter is connected to the supply and shares a common DC bus with the 
series converter. Its function is to transfer active power to maintain a stiff DC bus that 
supplies the series converter. In the case of a voltage dip, the series inverter needs to 
add voltage to maintain a constant voltage on the load side and absorbs power from 
the DC bus to do so. In addition, during a voltage dip, more power is absorb from the 
supply by the shunt converter to maintain a constant DC bus. On the other hand, in the 
case of a voltage swell, the series inverter must remove the extra voltage and thus 
dumps all the extra power on the DC bus. This extra power is then transferred to the 
supply by the shunt converter (which now acts as an inverter). The shunt converter 
thus has to achieve bi-directional power flow in order to maintain the DC bus 
constant. The theory behind bidirectional power flow is discussed in section 2.5.1. 
Different control algorithms are presented in [23] with the Voltage Oriented Control 
being the preferred one. However, the HCC technique is used because only one 
converter can be controlled by the DS 1104 Controller card using SVPWM switching 
as mentioned in section 2.4.5. The HCC technique is studied in the sections 2.5.2 and 
2.5.3. 
2.5.1 Bidirectional Power Flow 
A typical configuration used for a grid connected converter for bidirectional power 
flow and DC bus voltage regulation is shown in figure 2.8. The converter is connected 
to the grid through line inductors. The inductors limit the amount of ripple current 
[24]. This configuration can be simplified as illustrated in figure 2.9. 'E' represents 
the supply (grid) voltage and 'U' represents the voltage supplied by the converter 
while 'i' is the current flowing through the line inductor. The resistance 'R' of the 
inductor is neglected since the voltage drop on resistance is much lower than the 
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Figure 2-8: Bi-directional power flow in converter 
X=wL X=wL 
E 
Figure 2-9: Simplified schematic of converter set up 
Using figure 2.9, respective vector diagrams in the d-q plane can be drawn to illustrate 
bidirectional power flow at unity power factor. This is shown in figure 2.10. The 











Figure 2-10: (a) Power flow to DC bus, (b) Power flow to grid 
In Figure 2.1 O(a), the current is in phase with the supply voltage and U lags E. Thus, 
real power flows from the supply to the DC bus. On the other hand, in figure 2.1 O(b), 
the current is 180 degrees out of phase with the supply voltage and U leads E showing 











Table 2-4: Parameters for the PI current controller 
Proportional Gain (Kn) 1 
Integral Gain (Ki) 100 
Upper Limit 30 
Lower Limit -30 
Output Initial Val ue 0 
Sample Time Ts 
Then, using the inverse Park transform (equ.2. 9) [40], and the supply voltage angle e, 
ia ref and ip ref are obtained from id ref and iq ref. Then, using the inverse Clarke [40] 
transform, the reference three phase currents, iabc ref, are found (equ.2.1 0). 
sin(O)Jiid] 
cosCO) \iq 




(2.10) [ ~(JJ -~ In = 2 
it 1 
\ 2 2 J 
Once the reference currents have been processed, they are compared to the real line 
currents by a hysteresis controller which then determines the switching states of the 
converter. The converter valves are switched to keep track of the reference currents. 
When the current exceeds its reference value by a certain margin x, the top switch is 
turned off and on again when the current falls below the reference value by the same 
margin x [41]. (The bottom switches are fed with complementary signals of the top 
switches.) 
TA+ on (=> TA- off) when ia (iaref- x) 
off(=> TA- on) when ia (ia x), where x = current hysteresis band. 
As a result, the phase currents are confined within a sinusoidal band: (ia ref - X) and 












Figure 2-12: Principle of Hysteresis Current Control 141 I 
However, the sampling frequency dictates whether or not the currents remain 
confined to the hysteresis band. In fact, with a digital controller, events happen at 
discrete intervals. The measured currents are digitised and compared to their reference 
digitally at the sampling frequency of the analogue to digital converter (ADC) that 
samples the measured currents. If this sampling frequency is too low it is feasible that 
the current will have exceeded the hysteresis band by the time the comparison is 
made. [24] Figure 2.13 shows the how the current regularly exceeds the hysteresis 
band if the sampling frequency is too low. 
10kHz Sampling 100kHz Sampling 











The current overshoot is related to the size of the line inductors, the sampling 
frequency and the DC bus voltage. In fact, with a large inductor, di/dt is smaller and 
thus current overshoot decreases. The inductor limits the amount of ripple current. 
Similarly, the lower the sampling fsample the smaller the overshoot will be for the same 
inductor size [24]. 
Equ.(2.11) gives the maximum current overshoot I!..iover for an inverter using a DC bus 





2.6 Creating faults 
Faults can also be simulated using a fault generator [2]] or a programmable power 
supply [12]. However, neither a fault generator nor a programmable supply voltage is 
available in the laboratory. Thus, to simulate faults, a combination of three single 
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To the shunt converter 

















This configuration gives faults types that are comparable to those created by a fault 
generator [7J. Current flowing to the load flows through the resistors causing a 
voltage drop. As a result, by varying the size of these resistors, balanced and 
unbalanced dips are generated. Swells are generated by stepping up the supply voltage 
using a three phase variac and dropping voltage across the resistors to obtain 380V at 
the output of the variac. By disconnecting the resistors, a sudden increase in voltage 
occurs simulating a swell. Harmonics already present in the ueT supply are used to 
test the final algorithm including harmonic mitigation. The two main harmonics 
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3 DETECTION & MITIGATION OF THE 
DISTURBANCE 
3.1 Balanced Voltage Dips or Swells 
This section describes how three phase balanced voltages are measured and 
transformed to a synchronous reference frame where the magnitude of these voltages 
is obtained as a dc component. This dc component is then used to detect balanced dips 
or swells. A control algorithm is then developed to compensate for these disturbances. 
3.1.1 Transformation of Balanced Voltages into Synchronous Frame 
Any balanced three phase voltage system free from harmonics consists solely of a 
positive sequence voltage. The supply voltage can be represented as a vector which in 
this case is equal to the positive sequence voltage vector, whose locus is a circle [42], 
rotating counterclockwise with speed, W, in a stationary reference frame called the a-~ 
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The a-p stationary frame components can be obtained from three phase voltage 
measurements by using the Clarke transform [40]: 
( 1 \ 
Chapkr ": I 
The real power transferred in a circuit such as figure 2.7 is given by [38]: 
P = -'----'- * sin(8) 
wL 
where' 8' is 'Gama' in figure 2.8 and is known as the 'power angle' [38]. 
Thus, by varying '8', the amount of real power flowing can be altered. Whenever the 
real power demand is changed, '8' is changed accordingly to meet that demand. 
The reactive power transferred is given by [38]: 
Q * (U cos(8) 
wL 
(2.8) 
Power flow at unity power factor is achieved when no reactive power flows, i.e., 
when cos (8) = E / U. That happens when the current is in phase or 180 degrees out of 
phase with the supply voltage as illustrated in figure 2.8. Because the supply voltage's 
vector E is locked to the d-axis, the current vector i must also be locked to the d or -d 
axis to achieve unity power factor. This is achieved by setting the q-component of the 
current, iq, to zero. 
2.S.2 Overview of HCC 
In this section the use of hysteresis current controllers to control the switches of the 
shunt converter is discussed. The DC link voltage is kept constant at all times using a 
PI controller which forces the DC voltage across the capacitor bank to track its 
reference value. In addition, a vector controlled approach is used to achieve 
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Once transformed to the stationary frame, the positive sequence voltage can then be 
represented in a synchronous reference frame called the d-q reference frame using the 
Park transform [40]: 
8(t) = rot is a rotating angle between the d axis and the a axis. By choosing 8(t) 
properly, it is possible to obtain dc values of the voltage components, which is very 
advantageous in the control of the inverter. This technique is described below. 
Let ~(t) be the supply voltage angle, i.e. the angle between the supply voltage vector, 
E (equal to the positive sequence voltage), and the a-axis as shown in figure 3-3(a). 
Angle ~(t) rotates between TC and -TC. Figure 3.2 obtained through simulation in 
Matlab-Simulink illustrates angle ~(t). 
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The supply voltage vector, E, is locked to the d axis by simply letting 8(t) equal to 
~(t) (equ.3.3). The 'atan2' function provided by Matlab-Simulink is used in this thesis 
and takes into account the quadrant in which the two vectors lie. This concept is 
shown in figure 3-3(b). 
o(t) = (3(t) = arctan [Kl(t) 1 
E,(t) 
The d-axis is the real axis and the q axis is the imaginary one. In contrast to the (I-~ 
frame which is stationary, the d-q frame rotates anticlockwise at a speed co. Thus the 
supply voltage vector, E, which also rotates at speed (t) now becomes stationary in 













Figure 3-3: (a) a-p Reference frame, (b) d axis locked to vector E 
By locking the voltage space vector to the d axis, the q-component, Eq(t), of the 
voltage vector is forced to zero while the d-component, Ed(t), becomes dc. Figure 3.4 
obtained from a Matlab-Simulink simulation illustrates this concept. Using the 
modified Park (equ.3.2) transform and the Park transform (equ.3.3), Ed(t) becomes 
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Figure 3-4: DC representation of a balanced voltage dip 
3.1.2 Positive Sequence Voltage Controller 
Ed(l). the dc representation of the supply voltage is fed to a controller that is designed 
to keep the voltage on the load side steady. To mitigate a dip, the series inverter needs 
to inject the missing voltages via the series transformers. For example, in the event of 
a dip of 60V, the inverter must add 60V with the series connected transformers. 
Knowing that Ed(t) is 311 V for 380V rms line to line voltages, the reference voltage 
Edret{t) is set to 311 V. Thus, Ed(t) is simply compared to its reference and the error 
transformed back to the stationary a-~ frame using angle 8(t). The real and imaginary 
components are used as inputs to the SVPWM technique for the switching of the 
inverter. A schematic of the control is shown in figure 3-5. Because 4: 1 step down 
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Figure 3-5: Control Schematic for mitigation of balanced faults 
It must be noted that perfect compensation can not be achieved using this method 
because of the effect of the LC low pass filter and transformers combination present at 
the output of the inverter (figure 2.1). Together, they cause a volt drop as well as a 
phase shift which has not been taken into account. 
3.1.3 Improved Positive Sequence Voltage Controller 
A PI controller is proposed to ensure zero steady state error and compensate for the 
voltage drop across the filter and transformer combination. Two line to line voltages 
are measured on the load side to calculate the d-component V d(t) of the load voltage. 
This value is compared to the reference load voltage d-component V dret{t) and the 
error fed to the PI controller. The parameters of the PI controller are illustrated in 
Table 3-1. The appropriate parameters are obtained experimentally by trial and error. 
Table 3-1: Parameters of the PI controller for voltage regulation 
I Proportional Gain (Kp) 1 
I Integral Gain (Ki) 10 
. 
Upper Limit 350 I 
• Lower Limit 220 
Output Initial Value 310 
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The output of the PI controller is subtracted from Ed and the error is transformed back 
to the a-~ stationary frame, again using the angle 8(t). Note that a constant angle, 8, 
equal to the phase shift caused by the LC filter and transformer combination, is 
subtracted from the angle 8(t) before transforming back to the a-~ stationary frame. 
Angle, 8, is constant at all times for practical purposes. This step of the algorithm 
serves to cancel the phase shift effect of the combination of the filter and 
transformers. Thus, when setting up the device, one must adjust 8 until the correct 
value for full compensation of the phase shift is determined. The a-~ components are 
then used as inputs to the SVPWM technique. The new algorithm induding 
compensation for the filter is shown in figure 3.6. 
E (t) 
ab ": Modified 
E (t) I Clarke 
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Inverse 'Ua t 
Parke 
Transform U t To SVPWM 
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Figure 3-6: Schematic of improved control algorithm for positive sequence voltage 
This compensation algorithm only works provided no unbalance is present in the 
supply voltage. In the presence of an unbalance, the q-component, Eq(t), of the supply 
voltage will still be zero. However, the d-component, Ed(t), will no longer exist as dc 
and the supply voltage angle becomes distorted. In fact, in the presence of a negative 
sequence in unbalanced systems, Ed(t) will appear as a dc component superimposed 
with oscillations at twice the system frequency. This effect is demonstrated by figure 
3.7 obtained from simulation in Matlab-Simulink. The oscillations are due to the 
presence of a negative sequence vector that rotates in opposite direction to the d-q 
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Figure 3-7: 100 Hz oscillations superimposed during an unbalanced dip 
Likewise, harmonics will have a similar effect on Ed(t) and on the supply voltage 
angle except that the superimposed oscillations will have different frequencies 
depending on the harmonic order [43]. For example, a 5th harmonic rotating in a 
clockwise direction (opposite direction to the d-q synchronous frame) will appear as 
300Hz (5+ 1) x 50Hz) oscillations. Figure 3.8 shows the simulation results obtained 
when transforming a 5th harmonic contaminated three phase voltage to the 
synchronous frame. A t h harmonic rotating in the same direction as the d-q 
synchronous frame will also appear as 300Hz «7-1) x 50Hz) oscillations. On the other 
hand, an 11 th harmonic rotating in a clockwise direction will appear as 600Hz « 11 + 1) 



















::J -500 (f) 














0 0.02 0.04 0.06 0.08 0.1 0.12 0.14 0.16 0.18 0.2 
lime (5) 
Figure 3-8: 300Hz oscillations superimposed due to a O.05pu of 5th harmonic 
In this project, both the positive sequence controller and its improved version are 
tested in simulations and experimentally. However, as mentioned in section 2.6, the 
ueT supply does not have a pure sinusoidal waveform. Thus, oscillations will appear 
superimposed on Ed(t) as well as on Vd(t) resulting in failure of the controller. 
However, unlike unbalance, harmonics can be filtered. Thus, the supply a-~ voltage 
components are filtered to obtain improved sinusoidal signals. Band pass filters work 
better than low pass filters as they do not introduce a phase shift in the signals filtered. 
The oscillations caused by harmonics on Ed(t) and V d(t) can be greatly reduced by the 
filters so that both algorithms can be tested experimentally. However, the use of the 
filters delays the response of the two controllers. In this project, discrete second order 
band pass filters from the SimPowerSystem Toolbox in Matlab-Simulink are used to 
filter the harmonics on both the supply and the load voltage. Figures 3.9 and 3.1 0 
describe the characteristic of the filter used while figure 3.11 illustrates how the 
















0 0.005 0.01 0.015 0.02 0.025 0.03 0,035 
Time (s) 





"0 0,6 :::l -'2 
O'l 0.4 ro 
~ 
0,2 












0 50 100 150 200 250 300 350 400 450 500 
Frequency (Hz) 




























~ 200 (5 
> 




0 0.02 0.04 0.06 0.08 0.1 0.12 0.14 0.16 0.18 0.2 
lime (s) 
Figure 3-11: Filtering of harmonics illustrated in d-q voltage components 
3.2 Unbalanced Voltage Dip or Swell 
This section describes how the compensation algorithm from section 3.1.3 can be 
modified to include mitigation of unbalanced disturbances as well. Unbalanced three 
phase voltages can be represented as two rotating vectors in the a-~ stationary frame 
called the positive and the negative sequence voltages. These two sequences can be 
extracted in the stationary frame and controlled separately to accomplish 
compensation of unbalanced disturbances [26-30]. 
3.2.1 Transformation of Unbalanced Voltages into Synchronous Frame 
When the three voltage phases are unequal, the system is said to be unbalanced. In 
that situation, the locus drawn by the space vector in the a-~ stationary frame becomes 











sequence voltage vector [42]. This outcome is due to the presence of a negative 
sequence voltage. The negative sequence voltage vector rotates at the same speed ro 
as the positive sequence voltage but in opposite direction, i.e. in a clockwise direction. 
The two sequences describe two balanced line to line voltages. The existence of both 
sequences at the same time is the result of the unbalance in the system. The positive 
component is the useful one while the negative component is undesirable [9]. They 
both add up to form an ellipse as shown in figure 3.12. 
Posltil£ Sequence Voltage Negal;", Sequence Voltage Supply Voltage 
~ ~ 




Epos alpha (V) E neg alpha (V) E alpha (V) 
Figure 3-12: Positive and Negative sequence voltages and the Supply voltage 
If the supply space vector is transformed to the synchronous d-q frame using the 
supply angle 8(t), the q component is still zero but the d component is no longer dc. 
As mentioned in section 3.1.3, the d-component has a sine wave constituent at twice 
the line frequency superimposed on the dc component. The dc component is the 
magnitude of the positive sequence voltage while the magnitude of the sine waveform 
is equal to the magnitude negative sequence component. 
As already mentioned, the negative sequence voltage is undesirable. To balance an 
unbalanced system, the negative system component must be removed. The magnitude 
and phase of the negative sequence voltage must therefore be extracted from the 
supply voltage. Similarly, the positive sequence component must be extracted so as 
to obtain a clean dc signal in the d-q synchronous frame. 
The decomposition of the supply voltage into positive and negative sequence 
components is performed in the a-~ stationary frame. By using instantaneous values 
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usmg equ.3.6 [31]. The extraction of both sequences from an unbalanced supply 
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3.2.2 Positive and Negative Sequence Voltage Controller 
Once the two sequence voltages have been separated, two controllers are designed to 
balance and regulate voltages on the load side. The first controller ensures that the 
negative sequence component of the supply voltage is removed while the second 
controller forces the positive sequence voltage to track its reference set point at 311 V. 
To summarize, the control algorithm must achieve two goals: 
1. Remove the negative sequence voltage from the unbalanced supply 
2. Ensure that the positive sequence voltage tracks its reference at 311 V 
The same positive sequence controller developed in 3.1.2 is used. The only difference 
here is that the positive sequence voltage must first be extracted from the voltage 
supply in the stationary frame before being transformed to the d-q synchronous frame 
so that a clean dc measurement of the phase supply voltage is obtained. Angle 8(t) 
~(t) cannot be used for the transformation because ~(t) is affected by the negative 
sequence voltage. In fact, the supply voltage, ~(t), is no longer equal to the positive 
sequence voltage as it includes a negative sequence voltage. It will be affected by the 
phase and magnitude of the negative sequence voltage. Figure 3.14 and 3.15 
demonstrates how ~(t) is affected in the presence of a negative sequence voltage. In 
both figures, a negative sequence voltage is added to a balanced system of voltages at 
time t=0.02s. In figure 3.14, the phase of ~(t) is not affected since the negative 
sequence voltage present is in phase with the positive sequence voltage. However, a 
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Figure 3-14: Distortion in supply angle due to negative sequence voltage 
On the other hand, in figure 3.15, both a distortion and a phase shift are observed at 
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Figure 3-15: Distortion and phase shift in supply angle due to neg. sequence voltage 
As a result, the positive sequence voltage angle, ~POS(t), is now used instead of angle 
~(t). ~POS(t) is calculated using equ.3.6. A new angle angle, ap(t), is now used for the 
Park Transformation (equ.3.2) and set equal to ~POS(t) to loek the positive sequence 
supply voltage vector, EPoS to the d-axis as described in section 3.1.1. 














( 3: Ikkct III iii gal ion () r t hL' d i '!I urhwlCL' 
The supply and positive sequence angles are illustrated in figure 3.16 attained from 
simulations in Matlab-Simulink. 
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Figure 3-16: Supply and Positive sequence voltage angles 
Once PPO\t) has been processed, the d-q components of the positive sequence voltage 
are found. As the d-axis is locked to the positive sequence voltage, the q-component, 
EPOSq(t), is zero and the d-component, EPOSct(t), is a maximum equal to the magnitude of 
the positive sequence voltage. A delay of a quarter cycles (Sms) occurs when 
extracting the positive sequence voltage components. This concept is shown in figure 
















(5 ° > 
-500 








0,02 0,04 0,06 0,08 0,1 0,12 0,14 0.16 0,18 0.2 0,22 
Time (5) 
Figure 3- t 7: DC representation of unbalanced supply 
Similarly, the positive sequence voltage of the load voltage is extracted and VPOSd(t) 
calculated in the same way that EPOSd(t) is found. This step is necessary as any 
unbalance present in the supply voltage will also be present on the load side before 
the mitigation device is switched on. 
To obtain a balance system, the negative sequence of the supply voltage must be 
removed. This removal is achieved by injecting the negative of the negative sequence 
through the series transformers. Thus, the a-p components of the negative sequence 
extracted from the supply voltage (equ.3.6) are added to the a-p components of the 
positive sequence and fed to the SVPWM algorithm. Similarly to the positive 
sequence voltage correction, a constant angle, -0, is added to 80 (t) which is equal to 
the negative sequence angle pncg (t) (refer equ.3.7), to cancel the effect of the filter and 












The new algorithm for compensation of unbalanced disturbances is shown in figure 
3.18. 
Extraction 
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Figure 3-18: Schematic of Pos. & Neg. Sequence voltages controllers 
This algorithm is designed for a purely sinusoidal supply_ As discussed in section 
3.1.3, in the presence of harmonics, the d-component, Ed(t), includes oscillations at 
frequencies dependent on the harmonic order. These harmonics also affect the 
positive and negative sequence voltage as well as the positive and negative sequence 
angles. These harmonics are also present in the voltage at the load side before the 
mitigation device is switched on and will affect VPOSd(t). As in section 3.1.3, the 
calculated a-~ voltage components of the supply and load voltages can be filtered 
using appropriate band pass filters to test the efficiency of the controller. Again, the 
response of the system will be delayed due to the presence of the filters. 
3.3 Low order Harmonics 
In this section, a separate algorithm is designed to measure balanced and unbalanced 
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phase system can be detected and isolated from each other in different synchronous 
frames [28, 30]. This new algorithm is then combined to the algorithm from section 
3.2 to obtain a system that mitigates balanced and unbalanced voltage dips and swells 
as well as low order voltage harmonics. 
3.3.1 Detection and Mitigation of Low Order Harmonics 
The low order harmonics usually present in three phase systems are the 5th , 7'\ 11th 
and 13th [28]. Harmonics of the order n = 3k, k=l, 2, 3 ... will not exist in a three wire 
system. Thus only harmonics of the order n=6k+ 1 and n=6k-1 will exist [43]. 
Harmonics in a three phase system will rotate differently when transformed to the 
a-~ stationary frame depending on the harmonic number. As already mentioned, the 
fundamental positive sequence voltage will rotate at speed (0 anticlockwise. On the 
other hand, the 5th harmonic will rotate clockwise at a speed 5. (0 while the 7th 
harmonic will rotate anticlockwise at a speed 7. (0 [43]. These phenomena are 








Figure 3-19: Direction of different harmonics in stationary frame 
Harmonics of the order n=6k+ 1 will rotate in the positive anticlockwise direction 
while harmonics of the order n=6k-l will rotate in the negative clockwise direction 
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there will be two vectors rotating in opposite direction for each hannonic order (figure 
3.20) as it is the case when the fundamental is unbalanced (giving rise to two vectors, 








Figure 3-20: Unbalanced stb harmonic vectors rotating in opposite direction 
Consider a harmonic n=6k+ 1 that rotates at speed nco in the positive direction. If it is 
transformed to a synchronous frame, called the nd-q, which rotates at speed nco in the 
positive direction, the vector will appear as a dc component [28]. The positive 
sequence voltage angle, ~POS(t) = cot, is amplified by the factor 'n' and used for the 
transformation. However, before processing the angle, the two a-~ stationary frame 
components of the positive sequence components are first filtered using band pass 
filters. This filtering is needed to remove the distortion caused by the hannonics. This 
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Figure 3-21: Pos. seq. angle obtained from unfiltered & filtered (l-Il pos. seq. components 
If that harmonic is unbalanced, the second vector, rotating at the same speed nco in the 
negative direction will appear as rotating at double the frequency (hence even) when 
transformed to the nd-q synchronous frame [28]. All other harmonics including the 
fundamental will also appear as vectors rotating at different speeds. Because n is 
always odd (n = 1, 6k+l or 6k-l), the fundamental and all the other harmonics will 
rotate at multiples of double the speed of the frame when transformed to the nd-q 
synchronous frame, i.e. with an even angular frequency [28]. They will thus appear as 
oscillations of various frequencies (even) superimposed on the de representation of 
the (6k+ 1 )th harmonic in the nd-q reference frame. Therefore, by averaging over one 
half of the fundamental component frequency, i.e. 50Hz, the (6k+ 1 )th harmonic will 
be isolated as all the other harmonics will be cancelled [28]. The d and q components 
give the magnitude and phase of that harmonic with respect to the fundamental 
positive sequence voltage. Similarly, the negative sequence voltage of that harmonic 
can be isolated in the -nd-q synchronous frame which rotates in opposite direction to 
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Figure 3-22: Algorithm used to isolate the nth order harmonic 
The signals before and after the half-cyele averaging block are illustrated in Figure 
3.23. This diagram shows the results obtained with a simulated supply voltage 
including a 10% unbalanced 5th harmonic (10% of positive and negative 5th harmonic 
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Once the d-q components of the nth order harmonic have been found, they are 
transformed back to the a-~ stationary frame using the angles n~POS(t) or _n~POS(t) 
which were initially used to detect them in the d-q synchronous frame. The complete 
process is shown in figure 3.24. 
Inv. 
Parke 
r:-'-4IOof Trans Eposnp(tj 
Inv. 
Figure 3-24: Extraction of the (l-~ components of the nIh harmonic 
However, Ena(t) and Enp(t) can not be fed to the SVPWM block to be injected by the 
inverter for mitigation. This constraint arises because the effect of the filter and 
transformers at the output of the inverter has not been taken into account yet. In fact, 
the d-q components must first be amplified by a factor O(n), which will differ for each 
harmonic order 'n'. This factor takes into account the stepping down ratio of the 
transformers as well as the effect of the combination of the filter and transformer on 
the harmonic. Similarly, an angle, A(n), is inserted to cancel the phase shift caused by 
the LPF and transformers on the harmonic. The d-q components are then transformed 
back to the a-~ stationary frame using the angles (n~POS(t) - ),,(n» and (_n~POS(t) - -A(n» 
to obtain Ena(t)* and Enp(t)*, the modified a-~ components necessary to achieve 
proper mitigation of the harmonics. The two factors O(n) and A(n) are estimated by 
producing the different harmonics using the inverter and measuring the effect of the 
filter on them. Accurate values for O(n) and A(n) can then be established when the 
mitigation device is in operation by adjusting these two factors until maximum 
mitigation of the detected harmonics is achieved. The detected harmonics can now be 
removed from the system using the series transformers. This mitigation is achieved by 
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Figure 3-25: Extraction of the modified a-p components of the nth order harmonic 
Figure 3.25 shows a general schematic for the detection and mitigation of the nth order 
harmonic. Indeed, this method can be used to detect all harmonic orders. Note that 
this algorithm involves a delay of one half-period at the system frequency and is thus 
subject to twice the time lag of the procedure to extract the positive and negative 
sequence voltage components. However, the speed of response is not a major concern 
as harmonics mitigation happens in steady state [28]. 
3.3.2 Combining the two algorithms 
In this section, the harmonic mitigation algorithm is combined with the positive and 
negative sequences controllers to obtain a final system that is capable of mitigating 
balanced and unbalanced dips, swells and voltage harmonics. As discussed in section 
3.3.1, harmonics present in the supply can be isolated and detected in different 
synchronous frames. Once EnaCt) and Enp(t) have been calculated, they can be 
subtracted from the supply voltage a-~ components EaCt) and Ep(t) to obtain the 
fundamental voltage free of all the harmonics. This subtraction is simulated in 
Matlab-Simulink and the result is illustrated in figure 3.26. The fundamental of the 
supply voltage is then fed to the positive and negative sequences controllers. This step 
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making the algorithms described in these sections operational in the presence of 
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Figure 3-26: Subtraction of harmonics from supply voltage in a-p stationary frame 
The modified Ena(t)* and Enp(t)* a-~ harmonic components are also required to 
mitigate the harmonics detected. Thus, the algorithms of figure 3.24 and figure 3.25 
are combined to obtain both the exact a-~ components and the modified a-p 
components of the detected harmonics, Ena(t) and Enp(t), and Ena(t)* and Enp(t)* 
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Figure 3-27: Modified algorithm to obtain Enu*, En~*, Enu and En~ 
The exact a-~ components of the different hannonics are used to obtain the 
fundamental of the supply voltage while the modified a-~ components of these 
harmonics are added to the positive and negative sequence voltage a-~ components, 
which must be injected on the load side to mitigate any disturbance present. Together 
they are fed to the SVPWM algorithm to be subtracted from the supply voltage using 
the series inverter and the three single phase transfonners. 
The final control schematic is shown in figure 3-28. Note that the blocks called nth 
Harmonic Detection represent the algorithm illustrated in figure 3-27. This block can 
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4 EXPERIMENTAL SETUP - HARDWARE & 
SOFTWARE 
4.1 Description of the experimental setup 
Fig 4.1 shows the overall schematic of the experimental setup. The picture on the left 
of the figure illustrates the load, the transformers, the low pass filter and the line 
inductors at the output of the shunt converter. The picture on the right hand side 
shows the back to back converter, level shifter circuits and their power supplies, the 
dSPACE CLP11 04 combined Connector/LED Panel and the PC used to control the 
mitigation device. The control strategies employed are described in Chapter 3. 
Measured signals from the voltage and current transducers are fed to the dSP ACE 
CLP 11 04 Combined Connector/LED Panel that act as an interface between the I/O 
signals and the controller card. All computational tasks are processed by the DS 11 04 
R&D Controller Card which is connected to a PC where all the control is handled. 











4.2 Hardware Design 
In this section, the design of the components that make up the inverter is discussed. 
The inverter used consists of Semikron insulated gate bipolar transistors (IGBTs). 
These lGBTs are driven by Semikron drivers, which get their switching signals from 
the CLPI104 panel via a level shifter and buffer circuit. Finally, the design of LEM 
modules used for voltage and current measurements is outlined. 
4.2.1 Insulated Gate Bipolar Transistors (IGBTs) 
The IGBTs used are obtained in pairs in a package called SKM 50GB 123D from 
Semikron (Appendix B). These semiconductor switches are voltage controlled. They 
are able to handle larger collector currents than other semiconductor devices such as 
MOSFETs and therefore have higher power ratings. The ratings of the IGBTs far 
surpass the rating of the system due to the availability of equipment in the machine's 
laboratory. 
4.2.2 Driver Modules 
The driver modules used are the SKHI 22A (Appendix C) from Semikron. Each 
module drives a pair of IGBT. These devices have a large number of protection 
schemes to protect both the IGBTs and the controller card. One of the most important 
features is short circuit protection by monitoring the voltage across the collector and 
the emitter. 
Six driver circuits are built for each module. These driver modules accept -15V (off) , 
and +15V (on) signals and output the turn-off, -6.5V, and turn-on, +14.9V threshold 
voltages of the IGBTs. However, the output signals from the dSPACE board are OV 
(off) and +5V (on). Thus, a level shifter circuit is used to convert the switching 
signals accordingly. The level shifter circuit outputs pwm signals to the three driver 
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Figure 4.2 illustrates the six driver modules and the two level shifter circuits, one for 
each converter. This circuit is shown in Appendix D. 
Figure 4-2: Driver modules and Level shifter circuits 
The values of the resistors and capacitors needed are calculated from equations given 
in the SKHI 22A datasheet (Appendix C). These calculations are shown below: 
This resistor sets the reference for V CE monitoring. The data sheet recommends a 
value of 5V for the IGBT used in this thesis project. However, the closest value which 
can be obtained using the available resistors is 5.6V. Thus, if this threshold is 
exceeded, the driver will trigger and error and stop the IGBT. 
From equation (4.1) obtained from the datasheet, RcE is calculated to be 27kO . 
VCEstat(V) = 10.Rce(kQ) -1.4 (4.1) 
10 + RCE(kQ) 












This capacitor is calculated using equations (4.2) and (4.3) below extracted from the 







rce(ps) Cce(nF). 10.Rce(kQ) 
10 + Rce(kQ) 
Using the above equations, and the recommended value of 1.45us for tmin as well as 
the calculated value of27kQ for RCE, the value calculated for CCE is O.33nF. 
Ro;'l; & ROFF: 
These resistors increase the turn-on time and turn-off time and power dissipation. The 
datasheet recommends a value> 3 Q. Higher resistance increases both turn-on time 
and turn-off time, and power dissipation. RON and ROFF are both chosen to be 3.30. 
4.2.3 The LEM Modules 
LEM modules are special transducers that measure high currents and voltages and 
output a low voltage signal. These transducers offer many advantages. Some of these 
are: 
• Very good linearity 
• Low temperature drift 
• Excellent accuracy 
In this thesis, the line-to-line rms voltage is rated at 380V but can vary between 300V 
and 420V in the case of a dip or swell. The current is dependent on the load connected 
to the supply. In this project, a star-connected lOkW load is used. Thus, the line 
currents are 15A nns for rated voltage but will vary between 14 and 20A in the case 
of voltage dips or swells. However, because the current measurements are made on 











transfonner turns ratio. Thus, only up to 5A flows. Moreover, the common dc bus 
voltage of the converters must be measured and is fixed at 600V. With knowledge of 
the magnitude of the currents and voltages to be measured, LEM modules are 
selected. Thus, the LV 25-P and the LA 25-NP are used as voltage and current 
transducers respectively. Their respective datasheets are attached in Appendix E. 
Both transducers require a +/- 15V supply voltage as well as external resistors to 
determine the ratio between the input signal and the output signal. This ratio is 
determined by the magnitude of the maximum current or voltage that must be 
measured on the primary side of the LEM module as well as by the magnitude of the 
desired output voltages on the secondary side. The output signals must be restricted to 
1 OV, which is the maximum allowable voltage of the ADC of the DS 1104 
Controller card. 
LV 25-P: 
In this project, six voltage measurements are made. Five of them are ac line-to-line 
voltage measurements while the sixth one is a dc voltage measurement. For all of 
them, the LV 25-P is used. However, different resistor values are used for the ac and 
dc measurements. Figure 4.3 illustrates a schematic of the LV 25-P device as well as 
the external connections to the voltage supply and necessary resistances. 
+15V -15V 
Rs Ip Is 
Vm 
t Vp LV 25-P 
Rm 
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The calculation of Rs and Rm are as follows: 
L The minimum value ofRs required is calculated using equAA and equA.5 and 
then a value for Rs is chosen accordingly. 
If'max = ±14mA (4.5) 
2. Using equAA, Ip is calculated and is used to calculate Is using equA.7. Finally, 
Rm is found using equA.6. 
I, 2500 X If' 
1000 
Table 4.1 illustrates the different component values calculated and chosen for the 
L V25-P module. Note that Rs and Vm are chosen to be well inside the allowable range 
so that the ADC of the DS 11 04 Controller card remains protected in the unlikely 
event of a fault. 
Table 4-1: Values of external resistors chosen for LV 25-P voltage transducer 
• Measurements • vp(~ax Ip max Rs min Rp chosen I Ip Is Vm Rm RATIO 
(rnA) (Kohms) (Kohms) (rnA) ,(rnA) (V) (ohms) 
DC Voltage 700 I 14 i 50 81 8.64 21.6 7.6 352 94 
AC Voltage 420 14 30 94 4.47 11.2 4.42 390 95 
LA 25-NP: 
In this project, two line currents measurements are made using the LA 25-NP. The 
transducer induces a current, Is, in its secondary coil, which is a scaled-down replica 
of the actual line, Ip, current that flows through its primary coil. The scaling factor is 
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combinations as indicated in the datasheet supplied as Appendix E. Figure 404 
illustrates a schematic of the LV 25-P device as well as the external connections to the 
voltage supply and necessary resistances. 
+15V -15V 
Is . Vm 
Ip LA 25-NP 
Rm 
- -
Figure 4-4: Schematic of the LA 25-NP with all the external connections 
The calculation of Rm is as follows: 
1. A scaling factor, K, is first chosen to make proper use of the ADC input range 
for good precision. Then, Is is calculated using equo4.8 
2. Using equo4.9, Rm is chosen so as to obtain a value ofVm that is inside the +/-






Table 4.2 illustrates the values chosen for K and Rm as well as the calculated values of 
Ip and Is. V m is chosen well inside the allowable range to protect the ADC in the 
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Table 4-2: Values chosen for K, and Rs for the LA 25-NP current transducer 
Measurements 
Ip max K Is Rm chosen Vm 
RATIO 
(A) (mA) (ohms) (V) 
Current (A) 10 0.002 20 270 5.4 1.85 
4.2.4 The DSII04 R&D Controller Card 
The DS 11 04 R&D Controller Card forms part of the Advanced Control Educational Kit 
(ACE kit) manufactured by dSPACE. The kit upgrades the PC to a powerful 
development system for rapid control prototyping [44] . 
The OS1104 R&D Controller Card,shown in figure 4.5, is slotted into the PC's 
motherboard. It executes all computational and control tasks for both the series 
connected inverter and the shunt connected converter. 
Figure 4-5: The DSII04 R&D Controller Card [44) 
Some of the main features of the card include the main processor, a PowerPC603e 
with a 250MHz CPU clock frequency and a slave DSP from Texas instruments (DSP 
TMS 320F240) [card]. The card also consists of Digital liD ports, Slave liD PWM 
ports, ADC and DAC channels, an incremental encoder interface and a UART 
interface. In this thesis, the Slave liD ports as well as the ADC channels were used. A 























The card is programmed in Matlab-Simulink. The Real-Time Interface (RTI) 
software, which is included in the ACE Kit is the link between the dSPACE Card and 
the Matlab-Simulink software. 
4.2.5 The CLP11 04 Combined ConnectorlLED Panel 
The dSPACE CLPII04 combined Connector/LED Panel completes the hardware 
package of the ACE Kit. Figure 4.7 shows the dSPACE CLPI104 Panel. 
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The LED panel on the left of the board indicates the state of the ports and is very 
useful for debugging. The panel provides different connectors for easy access of each 
specific port. For example, it allows access to analog signals via BNC connectors and 
access to digital signals via Sub-D connectors [45]. 
4.3 Software Design 
Three software packages are used in the development and control of the project. 
These packages are: 
(1) Matlab-Simulink 
(2) Real-Time Interface (RTI) 
(3) ControlDesk 
The Real-Time Interface and the Control Desk are the two software packages 
provided in the ACE Kit. 
4.3.1 Matlab-Simulink 
Matlab-Simulink is a simulation based software package. All the simulations were 
performed in Simulink. Simulations are an important part of the whole design process. 
Different models are built in Simulink to validate the control algorithms derived from 
theory. As the system consists of two converters controlled independently, the 
algorithms for the two converters were tested separately. First, the DC bus voltage 
control for the shunt converter was tested. Then, the DC voltage source used by the 
series inverter and regulated by the shunt active rectifier was simulated as a pure dc 
source to simulate the different algorithms for the series converter. The simulated 
results are shown in Chapter 6. Appendix F show two Simulink models used to 
simulate the system. The first model is for the DC bus voltage regulation of the shunt 
converter using the HCC technique. The second one illustrates the complete algorithm 
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Before running simulations in Simulink, careful attention must be given to the choice 
of the solver as well as the step size because these parameters can affect the 
simulation results considerably. A fixed Step solver with a step size of 0.00002s was 
used. Because a frequency of 5 kHz is chosen for the SVPWM switching, a 5 kHz 
saw tooth carrier signal is needed to obtain the switching signals. Thus, according to 
the Nyquist theorem, a maximum sample time of O.OOOls (1I2*5kHz) must be used. 
However, even a step size of 0.0001 s is not good enough for acceptable results of the 
SVPWM algorithm. Thus, the step size was decreased to 0.00002s. Note that such a 
small step size is not achievable in the real time simulations using the DS 11 04 
controller card. However, the DSI104SL_DSP _PWMSV block available from the 
DS 11 04 R TI Library is used to produce 5 kHz-switching signals independent of the 
step size. 
4.3.2 Real-Time Interface 
"Real-Time Interface (RTI) is the link between dSPACE hardware and the 
development software MATLAB/SimulinklStateflow from The MathWorks. It 
extends Real-Time Workshop® and Stateflow Coder® (C code generators) for the 
seamless, automatic implementation of your Simulink and Stateflow models on the 
systems' real-time hardware" [46]. 
This software basically translates the Simulink model into equivalent C-code for 
processing by the main processor allowing for rapid testing of models. The Real-Time 
Interface also provides VO modules from the RTI VO library that connect the 
Simulink model to the DS 1104 Controller Card. 
Once the Simulink model has been tested, it has to be prepared for implementation on 
the real-time hardware. This preparation is done by replacing some of the Simulink 
blocks with I/O modules from the RTI I/O library. These modules form the interface 
to the real controlled system and allow real time simulations. All the input and output 
signals are read using the 1/0 modules while all the control is performed using the 
original Simulink blocks. For example, the three-phase voltage source block in the 
simulations is replaced by ADC RTI blocks, which output actual currents and 
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However, the control blocks are left unchanged and are the same as those used in 
simulations. 
Once all the necessary Simulink blocks have been replaced by their corresponding 110 
modules, the model is run in Simulink to check for errors. Thereafter, the Simulink 
model is converted to equivalent C-code by the Real-Time Workshop and 
downloaded onto the controller card. Appendix G shows the final Simulink RTI 
model for the final algorithm. The model includes HCC control of the shunt converter 
as well as the complete control algorithm for the series converter for regulation, 
balancing and harmonic mitigation. 
4.3.3 ControlDesk 
"ControlDesk is experiment software for seamless controller development with just 
one tool. Right from the start of experimentation, ControlDesk performs all the 
necessary tasks. With ControlDesk installed, you will benefit from using the same 
experiment environment throughout the various stages" [47]. 
CopntrolDesk is used to manage real-time experiments. It keeps track of all the data 
generated during the experiment. In fact, data can be stored and send to Matlab for 
further computation. Control panels are built in ControlDesk by dragging and 
dropping components such as displays and sliders included in the Control Desk 
library. The control panel serves as an interface to the experiment. Using the control 
panel. measured signals read by the DS 11 04 Controller Card can be observed and 
parameters of the controllers can be changed in real time. 
Figure 4.8 illustrates the control panel built to manage the experiment. The red 
buttons are used to switch the two converters. Each converter has an "on" and "off' 
state. During the "off' state, no IGBTs are activated and no switching takes place. 
During the "on" state, the IGBTs switch according to the switching signals outputted 
by the DS 11 04 Controller Card. The supply and load voltages as well as their d-
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Some of the sliders shown are used to insert different gains and phase shifts to the 
negative sequence voltage component and to the various harmonics to compensate for 
the effect of the low pass filter and transformers arrangement. These gains and phase 
shifts are adjusted by visualizing the harmonic spectrum of the load voltage on the 
'Qualistar' three phase power quality analyzer. 
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5 SIMULATED AND EXPERIMENTAL RESULTS 
This chapter discusses the results achieved from the tests carried out on the 
compensating device. Simulations are first performed to validate the control 
algorithms derived from theory before being implemented experimentally. The 
simulations were performed in Matlab-Simulink as described in Chapter 4. All 
simulation parameters are based on the actual parameters of the components used in 
the laboratory setup. The experimental results obtained arise from the experimental 
setup described in section 4.1. For all simulation and experimental results, a load of 
10k W is used. Different experiments were performed to test both the HCC technique 
for DC bus regulation as well as the various controllers presented in chapter 3. 
5.1 Positive Sequence Controller 
The first experiment is carried out to test the ability of the controller shown in figure 
3.5 of section 3.1.2 to regulate a three phase supply voltage. The efficacy of that 
controller is then compared to its improved version as described in section 3.1.3 and 
illustrated in figure 3.6. The HCC algorithm for the DC bus voltage regulation of the 
shunt converter is tested simultaneously. Both controllers as well as the HCC 
algorithm are tested for balanced dips. The improved controller and the HCC 
algorithm are also tested for swells as well. A slight modification is made to the two 
controllers due to the presence of harmonics in the supply. As discussed in section 
3.1.3, band pass filters are added to both controllers to filter the supply and load 
stationary frame a-p components. This modification is essential to test the algorithm 
because no pure three phase supply is available in the Machines laboratory. 
5.1.1 Initial Positive Sequence Controller 
This section describes the results obtained when using the initial positive sequence 
controller shown in figure 3.5 of section 3.1.2 in the event of a balanced dip. The 
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at unity factor is also tested. Both simulated and experimental results are shown for 
companson. 
As shown by figures 5.1 and 5.2, the shunt converter absorbs more current from the 
supply when the dip occurs in order to maintain the DC bus voltage at 600V. Power 
transfer occurs at unity power factor since iq is O. Figures 5.3 and 5.4 show that the 
DC bus is correctly regulated at 600V. 
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Figure 5-2: Experimental hysteresis currents during a balanced dip 
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The supply and load three phase voltages are illustrated in figures 5.5 and 5.6 while 
their filtered d-component is displayed in figures 5.7 and 5.8. These graphs 
demonstrate that the controller does not achieve perfect compensation. This 
phenomenon is due to the voltage drop across the filter and transformers combination 
as discussed in section 3.1.2. Some oscillations due to harmonics are still present in 
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Figure 5-6: Experimented 3 phase voltages during a balanced dip 
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Figure 5-8: Experimental d-components during a balanced dip 
5.1.2 Improved Positive Sequence Controller 
This section describes the results obtained when using the improved positive sequence 
controller shown in figure 3.6 of section 3.1.3. The controller is tested with a similar 
dip as in section 5. L 1 for proper comparison of the two positive sequence controllers. 
The response of the controller and the HCC algorithm to a swell is also tested. 
5.1.2.1 Regulation of balanced Dips 
The same graphs as in section 5.1.1 are plotted for comparison. These contrasting 
plots indicate that the improved controller fully regulates the load voltage side. In 
fact, no steady state error occurs due to the presence of the PI controller. Full 
compensation should be achieved instantaneously but occurs within 1 cycle. This 
delay is due to the filters added to the algorithm because of the effect of harmonics. 
Some overshoot occurs due to the delay in the response of the controller (due to the 
filters) when the fault disappears. This overshoot is not harmful to the load as it lasts 
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Figure 5-11: Simulated d-components during a balanced dip 
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3.6.1.1 Regulation of Swells 
In this section, the improved positive sequence controller and the HCC technique are 
tested in the event of a O.15pu swell. The swell is created as described in section 2.6. 
As shown by figures 5.13 and 5.14, the shunt converter now pushes current to the 
supply when the swell occurs, in order to maintain the DC bus voltage at 600V. This 
response is indicated by the magnitude of id which is now negative. Power transfer 
occurs at unity power factor since iq is O. Figures 5.15 and 5.16 confirm that the DC 
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Figure 5-14: Experimental hysteresis currents during a swell 
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Figure 5-15: Simulated DC Bus voltage during a swell 
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The supply and load three phase voltages are illustrated in figures 5.17 and 5.18 while 
their filtered d-components are displayed in figures 5.19 and 5.20. These graphs 
demonstrate that the controller shields the load successfully from the voltage swell. 
Once more, the effect of the filters used is visible as a delay in the response of the 
device. The oscillations due to harmonics are again visible in the filtered signals of 
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Figure 5-18: Experimental 3 phase voltages during a swell 
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Figure 5-20: Experimental d-components during a swell 
5.2 Positive and Negative Sequences Controllers 
In this section, the algorithm illustrated in figure 3.18 of section 3.2.2 including both 
positive and negative sequences controllers, is tested for an unbalanced dip. The 
ability of the HCC technique to regulate the DC bus voltage in the presence of an 
unbalanced dip is also tested. The algorithm is again modified by adding band pass 
filters to handle the harmonics present in the supply and load voltages. 
As shown by figures 5.21 and 5.22, the shunt converter absorbs current from the 
supply when a unbalanced dip occurs to regulate the DC bus voltage at 600V. iq is 
again forced to 0 indicating that only real power flows. Figures 5.23 and 5.24 show 
the regulated DC bus at 600V. It is worth noting that the hysteresis currents include 
more ripple than in section 5.1.1. This outcome arises because the sampling frequency 
is lower here due to the more complex algorithm. As discussed in section 2.5.2, the 
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Figure 5-24: Experimental DC Bus voltage during an unbalanced dip 
6.65 
Figures 5.25 and 5.26 illustrate the supply and load three phase voltages while figure 
5.27 and 5.28 show the filtered positive sequence d-components. The inverter injects 
a combination of positive and negative sequence to ensure that the unbalance is 
removed and full compensation is achieved. The response of this controller should be 
a quarter of a cycle but is longer due to the presence of filters to suppress the 
harmonics. Figures 5.29 and 5.30 demonstrate how the negative sequence present in 
the supply voltage is mitigated by the device. 
When the positive and negative sequence voltages are extracted from the supply and 
load voltages, the main harmonics, i.e. the 5th and 7th harmonics, appear only in the 
negative sequence. For this reason the d-components of the supply and load positive 
sequence voltages, ElOS(t) and Vlos(t) (figures 5.27 and 5.28), do not include the 
oscillations that appear in the d-components of the supply and load voltage, Ed(t) and 
Vd(t) (figures 5.7, 5.8, 5.11 and 5.12), respectively. However, these oscillations can be 
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Figure 5-29: Simulated Neg. Seq. voltage d-components during an unbalanced dip 
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5.3 Low Order Harmonics Detection and Mitigation 
In this section, the technique described in section 3.3.1 (figure 3.25) for the detection 
and mitigation of low order harmonics is tested. The two main harmonics present in 
the UCT supply, namely the 5th and the i h are detected and mitigated. No filtering is 
needed in this case as no PI controller is used in the algorithm. The d-components 
illustrated in figures 3.33 and 5.34 are thus the actual signals unlike the d-components 
plotted in the previous sections which are filtered signals. The mitigation device is 
initially off and turned on at time t=2.32s in real time experimentation and at t=0.20s 
in simulation. Figures 3.31 and 5.32 clearly indicate that the 5th and i h harmonics 
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Figure 5-32: Experimental 3 phase voltages with 5th & 7th harmonics mitigation 
Figures 5.33 and 5.34 show the actual supply voltage d-component, Ed(t). The 5th and 
i h harmonics are visible as superimposed 300Hz oscillations as discussed in section 
3.1.3. As the device is switched on, these oscillations almost disappear completely on 
the load side d-component, V d(t), confinning that the two harmonics have indeed been 
mitgated. The high frequency oscillations left on the experimented load voltage d-
component are due to the 11 th and 13th harmonics which have not been detected. The 
simulated load voltage d-component does not include these higher oscillations 
because the three phase programmable voltage source from the SimPowerSystems 
Toolbox in Matlab-Simulink can not be programmed with more than two harmonics. 
Thus, only the 5th and the 7th harmonics were present in the simulated supply voltage. 
Finally, the captured harmonics measurements from the Qualistar three phase power 
quality analyzer shown in figure 5.35 confirm that the magnitudes of both these 
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Figure 5-35: Harmonic spectrum for (a) Supply voltage and (b) Load voltage 
5.4 The Complete System 
In this section, the complete algoritlun, with the positive and negative sequences 
controllers as well as harmonics detection and mitigation, is tested. This algoritlun is 
shown in figure 3.28 in section 3.3.2. The a-~ voltage components, Ea(t)* and E~(t)*, 
obtained from subtracting the 5th and i h harmonics supply a-~ voltage components 
from the supply a-~ voltage components, contain higher harmonics. Indeed, as 
illustrated in figure 5.35, the supply voltage also includes some 11 th and 13th order 
harmonics. These harmonics are not detected to simplify the algoritlun and maintain 
an acceptable sampling frequency. Hence, Ea(t)* and E~(t)* are filtered to remove 
these two harmonics. The same band pass filters as described in section 5.1 are used 
for that purpose. Similarly, Va(t) and V ~(t) must also be filtered to remove these two 
harmonics which are not mitigated by the device. Thus, the response of the device is 
slowed down by these filters. However, if all harmonics were detected, none of these 
filters would be used and a much faster response would be achieved. 
As in section 5.3, the d-components illustrated in this section are the actual supply and 
load d-components. They are unfiltered signals unlike those plotted as in section 5.2 
and 5.3. The two signals Ed(t) and V d(t) include information that describe the supply 
and load voltages. As described in chapter 3, an unbalance is depicted by 100Hz 
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harmonic will appear as 300 Hz oscillations while higher harmonics will appear as 
oscillations of even higher frequencies. 
5.4.1 Balanced Dip and Harmonic Mitigation 
In this section, the complete algorithm is tested for mitigation of the 5th and 7'h 
harmonics as well as mitigation of a balanced dip. Both simulated and experimental 
results are presented. 
Figures 5.36 and 5.37 show the three phase supply and load voltages. It is quite clear 
from these waveforms that the load is shielded from the dip. It is also observed that 
better sinusoidal waveforms are achieved on the load side indicating mitigation of 
harmonics. Once again, the delay due to the filters is visible as the disturbance is 
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Figure 5-37: Experimental 3 phase voltages during the dip with harmonics mitigation 
Figures 5.38 and 5.39 illustrate the supply and load voltages d-components. The 
300Hz oscillations present in Ed(t) are less visible in V d(t) indicating that the 5th and 
i h harmonics have been mitigated. However, the load voltage d-component from 
experiment results includes some higher frequency oscillations that are not present in 
the simulated signal. This phenomenon arises because: 
a) As mentioned in the previous section, the simulated three phase source does 
not include the 11 th and 13th harmonic present in the actual three phase source. 
Thus, the oscillations due to these harmonics that appear on the experimental 
Vd(t) does not appear on the simulated one. 
b) Furthermore, the processor controls both the shunt and the series converter 
performing DC bus regulation as well as mitigation of dips, swells and 
harmonics . Thus, the cycle time of the processor is rather large. As a result, 
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is low. This low frequency causes large current overshoots in the three phase 
hysteresis currents as discussed in section 2.5.2, and when the currents are 
large as during a dip, they generate additional hannonics in the supply. 
However, as described in section 4.3.1, a pure DC source was used to supply 
the series converter in simulations. Thus, the harmonics generated by the 
hysteresis currents were not encountered and did not appear on the simulated 
d-component. 
Figures 5.39 and 5.40 confinn that as the hysteresis currents become more significant 
during the dip, the harmonics generated by the current overshoot increases and more 
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Figure 5-39: Experimental d-components during the dip with harmonics mitigation 
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Figure 5-40: Harmonic spectrum of load volt. during (a) normal operation and (b) dip 
Figure 5.41 demonstrate the results obtained from an experiment carried out to 
confirm the explanation given in part (b) concerning the harmonics generated by 
hysteresis currents. The dc bus of the shunt converter was cormected to a 3kW dc load 
to simulate the power absorbed by the series converter during a 0.25pu dip. A 0.25 dip 
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tests were performed, one usmg a sampling frequency of 0.0001 s and the other 
0.000 165s which is the sampling frequency used in the previous experiment for both 
balanced dip and harmonic mitigation. The harmonic spectrum of the supply for the 
higher sampling frequency is shown in picture (b) while the spectrum of the supply 
for the lower one is shown in picture (a) of figure 5.41. The two harmonic spectrum 
confirm that at a low sampling frequency (thus switching frequency) , the hysteresis 
currents do indeed add extra harmonics (5 tl\ 11th, 13th , 15 th , 17th , 19th and 21 st) to the 
ones that were already present in the supply (3rd, 5t\ 7'\ 11th and 13th). 
L.......: 49.89Hz 28 /02/06 14 :27 49.91 Hz 28/02/06 14:29 80~ 
Uh 01 <D 100.0% @ 100.0% @ 100.0% Uh 01 <D 100.0x @ 100.0% @ 100.0x 
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Figure 5-41: Harmonic spectrum of supply voltage for different sampling frequencies 
5.4.2 Swell and Harmonic Mitigation 
In this section, the complete algorithm is tested for mitigation of the 5th and 7th 
harmonics as well as mitigation of a swell. Again, both simulated and experimental 
results are presented. 
Figures 5.42 and 5.43 show the three phase supply and load voltages . The three phase 
voltage on the load side is well regulated and barely affected by the swell. 
Furthermore, as in section 5.4.1 , the mitigation of harmonics is visible on the load 
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Chapter 5: Simulated alld experimen tal results 
Figures 5.44 and 5.45 show the supply and load voltages d-components. The same 
observations as in section 5.4.1 are made concerning the mitigation of oscillations in 
V d(t) and the difference between the simulated and experimental V d(t). The overshoot 
in the Vd(t) is due to the slow response of the device due to the filters added. 
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Figure 5-45: Experimental d-components during the swell with harmonics mitigation 
5.4.3 Unbalanced Dip and Harmonic Mitigation 
This section presents the results obtained for the final experiment - mitigation of both 
an unbalanced dip as well as of the 5th and the i h harmonics. The same graphs as in 
the previous two sections are plotted. Figures 5.46 and 5.47 illustrate how the load is 
shielded from the dip and how the two harmonics are mitigated. A slight overshoot 
occurs at the end of the dip due to the delay caused by the filters but last only half a 
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The presence of the 5th and i h harmonics is illustrated by the 300Hz superimposed 
oscillations on Ed(t). The drop in the magnitude of Ed(t) and presence on the 100Hz 
and 300Hz oscillations indicate that an unbalanced dip occurs at that time and that the 
5th and i h harmonics are still present. The efficiency of the mitigation device is 
demonstrated by the load voltage d-component V d(t) which is shielded from the dip, 
showing that it is correctly regulated. Moreover, both the 100Hz and 300Hz 
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Based on the experimental results of this research, the following conclusions are 
drawn: 
1. A mitigation device based on the UPQC configuration is designed. The need 
for an energy storage device is thus eliminated by using the shunt converter as 
an energy supply. 
2. The control of the shunt converter is performed by a HCC technique instead of 
the preferred VOC technique due to the limitation of the DS 11 04 controller 
card. The HCC method was tested for balanced and unbalanced voltage as 
well as for voltage swells both in simulations and experimentally. Both DC 
bus regulation and bidirectional power flow at unity power factor were 
successfully achieved. However, the current overshoot in the hysteresis 
currents become large when limited to low switching frequencies generating 
harmonics in the supply. 
3. The DVC algorithm which includes compensation for the output filter could 
not be implemented as it requires the measurements of 12 signals and only 8 
ADC channels are available on the DS 11 04 Controller Card. The controllers 
presented in this thesis were tested both in simulations and experimentally. 
Mitigation of the different power quality problems was successfully achieved. 
However, the response of the device was slowed down by the presence of 
filters used to handle some undetected harmonics. These harmonics were 
disregarded to simplify the algorithm to maintain an acceptable sampling 
frequency. 
4. A simple method for the compensation of the effects of the output filter is 
designed whereby the magnitude of some gains and phase shifts are adjusted 
manually. The technique works well for constant loads as shown in this thesis. 
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7. RECOMMENDATIONS 
Based on the experimental results and conclusions of this report, the mitigation device 
has met its specifications. However, it is possible to improve the control of the system 
to eliminate the drawbacks mentioned in the conclusions. 
The drawbacks of the prototype are due to the limitation of the DS 11 04 Controller 
Card when used to control two converters simultaneously. Thus, by using two low 
cost embedded DSP systems, the control and response of the mitigation device can be 
improved greatly. With a DSP allocated to the shunt converter only, high sampling 
frequencies could be achieved resulting in smooth sinusoidal hysteresis currents. 
Alternatively, the VOC-SVPWM technique could be implemented for the shunt 
converter. Similarly, with the other DSP allocated exclusively to the series converter, 
the DVC algorithm could be applied to the positive sequence, the negative sequence 
as well as to all the detected harmonics, as sufficient ADC channels would be 
available. This modification would improve the device making it suitable for non-
constant loads as well. Furthermore, the algorithm for harmonic detection could 
include all harmonics so as to eliminate the delay caused by the filters used to handle 
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APPENDIX A : 
OPEN CIRCUIT AND SHORT 












Aim: To experimentally determine the parameters of the equivalent circuit of a given 
transformer. 
1) ESTABLISHING THE TURNS RATIO OF THE TRANSFORMER 
The high voltage winding of the transformer is connected to the rated 220V supply. 
The voltage on the secondary winding is then measured and the turns ration is 









The operation of a transformer can be modelled by using an equivalent circuit. The 
equivalent circuit can be drawn as follows. (Fig. 1) 
R1 Xl 1<2' X2' 






Figure 1: Transformer equivalent circuit 
Since the volt drop across Rl and Xl is normally small, IE11::::: IVII. Based on this 
assumption the shunt branch can be moved to the primary side (Fig. 2). This 
simplifies the computation of currents, because both the exciting branch impedance 
and the load branch impedance are directly connected across the supply voltage. 
Moreover, by means of a short-circuit test and a no-load (open circuit), the parameters 














Figure 2: Transformer approximate equivalent circuit 
2) SHORT CIRCUIT TEST 
The approximate equivalent circuit of the transformer when its output is short 
circuited is shown in figure 3. 
ReqH XeqH 
Figure 3: Equivalent circuit for short circuited low-voltage side 
The rated current on the high voltage side when operating at full load is: 
5000 
[1/",,, .. ; 22.72A 
220 
Figure 4 shows the connection of the transformer for the short circuit test. A single 
phase variac is used to increase the voltage on the high voltage side of the transformer 












Figure 4: Connection of the transformer for short circuit test 




From these three measurements, the series impedance, the series resistance and the 





~! = 8.6 = 0.3820 
III 22.5 
3) OPEN CIRCUIT TEST 
The approximate equivalent circuit of the transformer when its output is open 
circuited is shown in figure 4. 
RcL 










Figure 5 shows the connection of the transformer for the open circuit test. A single 




Figure 5: Connection of the transformer for open circuit test 
The real power, voltage and current on the low voltage side are measured: 
L = 22mA 
VI = 55V 
PI = lOW 
From these three measurements, the series impedance, the magnetizing reactance and 
the resistance representing the core loss can be calculated: 
?'c = V/ 
ReI. 
55 2 




ImI. = ~(1/ -U) = O.124A 
~. 55 
XIII. = - = --= 444.70 f-
1 mI. 0.123 
The corresponding parameters for the high-voltage side are obtained as follows: 
The turns ratio, a = 4 
ReI! = a2 Rei. = 48400 f-










The equivalent circuit of the transformer referred to the high-voltage side is illustrated 
in figure 6. 
0.354 ohms jO.144 ohms 
Vhigh 4480 ohms \1'1011\1 
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Absolute Maximum Ratings Values 
Symbol Conditions 1) ... 123 D 
VCES 1200 
VCGR RGE = 20 ka 1200 
Ic Tease = 25/80 °C 50/40 
ICM Tease = 25/80 °C; tp = 1 ms 100/80 
VGES ± 20 
Ptot per IGBT, Tease = 25°C 310 
TJ, (Tstg ) - 40 ... +150 (125) 
VisoJ AC,1 min. 2500 
humidity DIN 40 040 Class F 
climate DIN IEC 68 T.1 40/125/56 
Diodes 
IF= - Ic Tease = 25/80 °C 50/40 
IFM= -ICM Tease = 25/80 °C; tp = 1 ms 100/80 
IFSM tp = 10 ms; sin.; Tj = 150°C 550 
1
2t tp = 10 ms; TJ = 150°C 1500 
Characteristics 
Symbol Conditions 1) min. typo max. 
V(BR)CES VGE = 0, Ic = 1 mA :::: VCES - -
VGE(th) VGE = VCE, Ic = 2 mA 4,5 5,5 6,5 
ICEs VGE = 0 } Tj = 25°C - 0,3 1 
VCE = VCES TJ = 125°C - 3 -
IGES VGE = 20 V, VCE = 0 - - 200 
VCEsat Ic=40A{VGE=15V; } - 2,5(3,1 ) 3(3,7) 
VCEsat Ic=50A Tj=25(125)OC - 2,7(3,5) -
gfs VCE = 20 V, Ic = 40 A 30 -
CCHC per IGBT - - 350 
C,es } VGE = 0 - 3300 4000 
Coes VCE = 25 V - 500 600 
Cres f= 'I MHz - 220 300 
LCE - - 30 
td(on) I Vee = 600 V - 70 -
tr VGE=+15V/-15V3) - 60 -
td(off) Ic = 40 A, indo load - 400 -
tf RGon = RGoff = 27 a - 45 -
Eon 5) Tj = 125°C - 7 -
E 5) 4,5 off - -
Diodes 8) 
VF = VEC IF = 40 A { VGE = 0 V; } - 1,85(1,6) 2,2 
VF = VEC IF = 50 A Tj = 25 (125) °C - 2,0(1,8) -
VTO Tj = 125°C - - 1,2 
rT Tj = 125°C - - 22 
IRRM IF = 40 A; Tj = 25 (125) °C
2
) - 23(35) -
Orr IF = 40 A; Tj = 25 (125) °C
2
) - 2,3(7) -
Thermal Characteristics 
RthJe per IGBT - - 0,4 
RthJe per diode - - 0,7 
Rtheh per module - - 0,05 
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• MOS input (voltage controlled) 
• I\J channel, Homogeneous Si 
• Low inductance case 
• Very low tail current with low 
temperature dependence 
• High short circuit capability, 
self limiting to 6 * lenom 
• Latch-up free 
• Fast & soft inverse CAL 
diodes8) 
• Isolated copper baseplate 
using DCB Direct Copper Bon-
ding Technology 
• Large clearance (10 mm) and 
creepage distances (20 mm). 
Typical Applications: ~ B 6 - 85 
• Three phase inverter drives 
• Switching (not for linear use) 
1 ) Tease = 25°C, unless otherwise 
specified 
2) IF = - Ic, VR = 600 V, 
- diF/dt = 800 Allls, VGE = 0 V 
3) UseVGEoff=-5 ... -15V 
5) See fig. 2 + 3; RGoff = 27 a 
8) CAL = Controlled Axial Lifetime 
Technology. 
Case and mech. data ~ B 6 - 86 
SEMITRANS 2 
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o RG 20 30 40 50 {} 70 
Fig. 3 Turn-on I-off energy = f (RG) 
ICpuls/IC 502rso.vpo 
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Fig. 5 Turn-off safe operating area (RBSOA) 
B 6 82 
Tj = 125°C 
VeE = 600 V 
VGE ± 15 V 
Ie = 40 A 
Tj.5. 150 °C 
VGE = ± 15 V 
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Tj = 125°C 
VeE = 600 V 
VGE = ± 15 V 
RG = 27 Q 
1 pulse 
Tc = 25°C 
Tj.5. 150 °C 








'Allowed numbers of 
~! - short circuit:<1000 















tsc.5. 10 fls 
L < 25 nH 
leN = 40 A 
Fig. 6 Safe operating area at short circuit Ic = f (VCE) 
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vCEM 
Fig, 9 Typ. output characteristic, tp = 80 /lS; 25°C 
Pcond(:) VCEsat(t)· 1C(t) 
VCEsat(t) VCE(TO)(Tj) + rCE(Tj) . 1C(t) 
VCE(TO)(Tj) «; 1,5 + 0,002 (Tj - 25) [V] 
typ.: rCE(Tj) 0,02 + 0,00008 (Tj - 25) [Q] 
max,: rCE(Tj) 
valid for 
0,03 + 0,00010 (Tj - 25) [Q] 
+ 15 + 2 [V]; Ic > 0,3 Icnorn 
- 1 
Fig. 11 Saturation characteristic (IG8T) 
Calculation elements and equations 
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Fig. 13 Typ. gate charge characteristic 
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Fig. 15 Typ. switching times vs. Ic 
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Fig. 17 Typ. CAL diode forward characteristic 
B 6 -- 84 
ICpuIS;;;; 50 A 
Tj = 125°C 
VCE = 600 V 
VGE =:!:. 15 V 















Fig. 14 Typ. capacitances VS.vCE 
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VGE 0 V 
f = 1 MHZ 
Tj;;;; 125°C 
VCE = 600 V 
VGE :!:. 15 V 
Ic = 40 A 
induct. load 
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Fig. 18 Diode turn-off energy dissipation per pulse 
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Fig. 19 Transient thermal impedance of IGBT 
ZltIJC = f (tp); D = tp I tc = tp . f 
IRR '--+--+-+---+---+-+--+-t-+--
o :'---'---L--.J_-'----L._l....-....l....---L_.l..--i 
o IF 20 40 60 80 A 100 
Fig. 22 Typ. CAL diode peak reverse recovery current 
IRR = f(IFIRG) 
IlC +--+---+-t---+--+-
10 1--+--', 
o diFidt 1000 2000 Nus 
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Fig. 20 Transient thermal impedance of 
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Fig. 23 Typ CAL diode peak reverse recovery current 
IRR = f(dVdt) 
Typical Applications 
Include 
Switched mode power supplies 
DC servo and robot drives 
Inverters 
DC choppers 
AC motor speed control 
Inductive heating 
UPS Uninterruptable power supplies 
General power switching applications 
Electronic (also portable) welders 
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SEMITRANS 2 
Case D 61 
UL Recognized 
File no. E 63 532 
SKM 50 GB 123 D 
Dimensions in mm 
SKM 50 GAL 123 D 
Case D 62 (---7 D 61) 
Case outline and circuit diagrams 
Mechanical Data 
Symbol Conditions 
M1 to heatsink, SI Units 
to heatsink, US Units 
M2 for terminals, SI Units 
for terminals US Units 
I: i I 










































This is an electrostatic discharge 
sensitive device (ESDS). Please 
observe the international standard 
IEC 747-1, Chapter IX. 
Eight devices are supplied in one 
SEMIBOX A without mounting hard-
ware, which can be ordered separa-
tely under Ident No. 33321100 
(for 10 SEMITRANS 2) 
Larger packaging units of 20 or 42 
pieces are used if suitable 
Accessories ---7 B 6 - 4. 
SEMIBOX ---7 C - 1. 





















SKHI 21 A, SKHI 22 A I B 
Absolute Maximum Ratings 
Symbol Term 
Vs Supply voltage prim. 
ViH Input signal volt. (High) SKHlxxA 
SKHI22B 
10utpEAK Output peak current 
10utAVmax Output average current 
fmax max. switching frequency 
VCE Collector emitter voltage sense across the 
IGBT 
dvldt Rate of rise and fall of voltage secondary 
to primary side 
VisoliO Isolation test voltage Standard 
input-output (2 sec.AC) Version "H4" 
Visol12 Isolation test voltage ouput 1 - output 2 
(2 sec.AC) 
RGonmlO Minimum rating for RGon 
RGoffmin Minimum rating for RGoff 
QouVpulse Max. rating for output charge per pulse 
Top Operating temperature 
Tstg Storage temperature 
Electrical Characteristics (T a = 25°C) 
Symbol Term min. 
Vs Supply voltage primary side 14,4 
Iso Supply current primary side (no load) -
Supply current primary side (max.) -
Vi Input signal voltage SKHlxxA on/off -
SKHI22B onloff -
V'T+ Input threshold voltage (High) SKHlxxA 10,9 
SKHI22B 3,5 
V,T- Input threshold voltage (Low) SKHlxxA 4,7 
SKHI22B 1,5 
Rin Input resistance SKHlxxA -
SKHI22B -
VG(on) Turn on gate voltage output -
VG(Off) Turn off gate voltage output SKHI22x -
SKHI21A -
RGE Internal gate-emitter resistance -
fASIC Asic system switching frequency -
td(on)IO Input-output turn-on propagation time 0,85 
td(Off)IO Input-output turn-off propagation time 0,85 
td(err) Error input-output propagation time -
tpERRRESET Error reset time -
lTD Top-Bot Interlock Dead Time SKHlxxA 3,3 
SKHI22B 0 
VCEstat Reference voltage for VcE-monitoring -
-
Cps Coupling capacitance primary secondary -
MTBF Mean Time Between Failure T a = 40° C -
m weight -
© by SEMIKRON 
Values 
18 
Vs + 0,3 












- 40 ... + 85 














































































Hybrid Dual IGBT Driver 
SKHI22 AlB 
• Double driver for halfbridge 
IGBT modules 
• SKHI 22 AlB H4 is for 1700 
V-IGBT 
• SKHI 22 A is compatible to 
old SKHI 22 
• SKHI 22 B has additional 
functionality 
Hybrid Dual MOSFET 
Driver 
SKHI21 A 
• drives MOSFETs with 
VOS(on) < 10 V 
• is compatible to old SKHI 21 
Preliminary Data 
Features 
• CMOS compatible inputs 
• Short circuit protection by V CE 
monitoring and switch off 
• Drive interlock top/bottom 
• Isolation by transformers 
• Supply undervoltage protection 
(13 V) 
• Error latch/output 
Typical Applications 
• Driver for IGBT and MOSFET 
modules in briqge circuits in 
choppers, inverter drives, UPS 
and welding inverters 
• DC bus voltage up to 1200V 
1) see fig. 6 
2) At RCE = 18 kQ, CCE = 330pF 
3) At RCE = 36 kQ, CCE = 470pF, 










SKHI 21 A, SKHI 22 A I B 
External Components 
Component Function Recommended Value 
RCE Reference voltage for VCE-monitoring 10kD < RCE < 100kD 
VCEstat(V) = 
10· RCE(kD) 
(1) 18kH for SKM XX 123 (1200V) -14 
10 + RCE(kH) , 
36kD for SKM XX 173 (1700V) 
with RVCE = 1 kD (1700V IGBT): 
10· RCE(kD) 
(1.1 ) V (V) = - 18 
CEstat 10 + RCE(kD) , 
CCE Inhibit time for VCE - monitoring CCE < 2,7nF 
[15 - VCEstat(V)] 
(2) 0,33nF for SKM XX 123 (1200V) tmin = 'CE . In 10 _ V (V) 
CEstat 0,47nF for SKM XX 173 (1700V) 
0,5flS < tmin < 10flS 
'CE(IlS) = CCE(nF). 
10· RCE(kD) 
(3) 
10 + RCE(kH) 
RVCE Collector series resistance for 1700V IGBT- 1kD /O,4W 
operation 
RERROR Pull-up resistance at error output 1 kD < RERROR < 10kD 
U 
Pull-Up < I5mA 
RERROR 
RGON Turn-on speed of the IGBT 4) RGON > 3D 
RGOFF Turn-off speed of the IGBT 5) RGOFF > 3D 
4) Higher resistance reduces free-wheeling diode peak recovery current, increases IGBT turn-on time. 
5) Higher resistance reduces turn-off peak voltage, increases turn-off time and turn-off power dissipation 






















SKHI 21 A, SKHI 22 A I B SEMIKRDN 
PIN array 
Fig. 2 shows the pin arrays. The input side (primary side) comprises 10 inputs (SKHI 22A / 21A 8 inputs), forming the 
interface to the control circuit (see fig.1). 
The output side (secondary side) of the hybrid driver shows two symmetrical groups of pins with 4 outputs, each forming 
the interface to the power module. All pins are designed for a grid of 2,54 mm. 
Primary side PIN array 
PIN No. Designation 











related earth connection for input signals 
e supply 
input 1 (TOP switch) 
(for SKHI22A 121 A, 15V logic) 
not wired 
error output, low = error; open collector output; max 30V f 15mA 
(for SKHI22A 121A. internal10kQ pull-up resistor versus Vs) 
signal input for digital adjustment of interlocking time; 
SKHI22B: to be switched by bridge to GND (see fig. 3) 
SKHI22A 121A: to be switched by bridge to Vs 
switching signal input 2 (BOTTOM switch); 
positive 5V logic (for SKH 122A 121 A, 15V logic) 
related earth connection for input signals 
signal input for neutralizing locking function; 
to be switched by bridge to GND 
signal input for digital adjustment of locking time; 
to be switched by bridge to GND 
A TIENTION: Inputs P6 and P5 are not existing for SKHI 22A121 A. The contactor tracks of the digital input signals P51 
P61 P9 must not be longer than 20 mm to avoid interferences, if no bridges are connected. 
Secondary side PIN array 
PIN No. Designation Explanation 
S20 VCEl collector output IGBT 1 (TOP switch) 
S15 ICw reference voltage adjustment with RCE and CCE 
S14 GON1 gate 1 RON output 
S13 IGom gate 1 ROFF output 
S12 lEi emitter output IGBT 1 (TOP switch) 
81 IVCE2 collector output IGBT 2 (BOTTOM switch) 
86 CCE2 reference voltage adjustment with RCE a 
87 GON2 gate 2 RON output 
S8 GOFF2 gate 2 ROFF output 
S9 E2 emitter output IGBT 2 (BOTTOM switch) 



































































I GNO/OV ~ 
GND/OV h 
I P14 
***TDT2 $ P9 I I 
P5 
~H 




-Vs monitor I RERROR 
)1 1 -Error monitor I 
V 
VSf p13 S 
input 
I 
-Error memory II 
integrated in ASIC 
primary side secondary side 
* When 8KHI22B is driving 1700V IGBTs, a 1 kfl I O,4W RVCE-resislor must be connected in series to the VCE input. 
output 
.. The VCE-terminal is 10 be connected to the IGBT collector C. If the VCE-monitoring is not used, connect 81 to S9 or 820 to 812 respectively. 
H* Terminals P5 and P6 are not existing for SKH122A121A; internal pull-up resistor exists in SKH122A121A only. 
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Fig. 2 Dimension drawing and PIN array (P5 and P6 are not existing for SKHI22N21 A) 
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SEMIDRIVER® 
SKHI 22A 1228 und SKHI 21 A 
Hybrid dual drivers 
The driver generation SKHI 22A1B and SKHI 21A will 
replace the hybrid drivers SKHI 21/22 and is suitable for 
all available low and medium power range IGBT and 
MOSFETs. 
The SKHI 22A (SKHI 21A) is a form-, fit- and mostly 
function-compatible replacement to its predecessor, the 
SKHI 22 (SKHI 21). 
The SKHI 22B is recommended for any new 
development. It has two additional signal pins on the 
primary side with which further functions may be utilized. 
The SKHI 22A and SKHI 22B are available with standard 
isolation (isolation testing voltage 2500 VAC, 1 min) as 
well as with an increased isolation voltage (type "H4") 
(isolation testing voltage 4000 VAC, 1 min). The SKHI21 A 
is only offered with standard isolation features. 
Differences SKH122-22A (SKHI21-21A) 
Compared to the old SKHI 22/21 the new driver 
SKHI 22A I 21 A is absolutely compatible with regards to 
pins and mostly with regards to functions. It may be 
equivalently used in existing PCBs. 
The following points have to be considered when 
exchanging the drivers: 
• Leave out the two resistors RTD for interlocking 
dead time adjustment at pin 11 and pin 9. 
• The interlocking time of the driver stages in 
halfbridge applications is adjusted to 3,25I1S. It may 
be increased up to 4,25 I1s by applying a 15 V (VS) 
supply voltage at Pin 9 (TDT2) (wire bridge) 
• The error reset time is typically 911S. 
• The input resistance is 10 kQ. 
As far as the SKHI 22A is concerned, the negative gate 
voltage required for turn-off of the IGBT is no longer -15V, 
but -7V. 
General description 
The new driver generation SKHI 22A1B, SKHI 21 A 
consists of a hybrid component which may directly be 
mounted to the PCB. 
All devices necessary for driving, voltage supply, error 
monitoring and potential separation are integrated in the 
driver. In order to adapt the driver to the used power 
module, only very few additional wiring may be 
necessary. 
The forward voltage of the IGBT is detected by an 
integrated short-circuit protection, which will turn off the 
module when a certain threshold is exceeded. 
In case of short-circuit or too low supply voltage the 
integrated error memory is set and an error signal is 
generated. 
The driver is connected to a controlled + 15 V-supply 
voltage. The input signal level is 0/15 V for the SKHI 22AI 
21 A and 0/5 V for the SKHI 22B. 
In the following explanations the whole driver family will 
be designated as SKHI 22B. If a special type is referred 
to, the concerned driver version will explicitly be named. 
Technical explanations 1 
Description of the circuit block diagram and the 
functions of the driver 
The block diagram (fig.1) shows the inputs of the driver 
(primary side) on the left side and the outputs (secondary 
side) on the right. 
The following functions are allocated to the primary 
side: 
Input-Schmitt-trigger, CMOS compatible, positive logic 
(input high = IGBT on) 
Interlock circuit and deadtime generation of the IGBT 
If one IGBT is turned on, the other IGBT of a halfbridge 
cannot be switched. Additionally, a digitally adjustable 
interlocking time is generated by the driver (see fig. 3), 
which has to be longer than the turn-off delay time of the 
IGBT. This is to avoid that one IGBT is turned on before 
the other one is not completely discharged. This protec-
tion-function may be neutralized by switching the select 
input (pin6) (see fig. 3). fjg. 3 documents possible 
interlock-times. "High" value can be achieved with no 
connection and connection to 5 V as well. 
P6 ; P5 ; P9 ; interlock time 
SELECT TDT1 TDT2 hD/~s 
open 15V GND GND 1,3 
en 15V GND open 15V 2,3 
en 15V open 15V GND 3,3 
open 15V open 15V open 15V 4,3 
GND X X no interlock 
Fig.3 SKHI 22B - Selection of interlock-times: "High"-
level can be achieved by no connection or 
connecting to 5 V 
Short pulse suppression 
The integrated short pulse suppression avoids very short 
switching pulses at the power semiconductor caused by 
high-frequency interference pulses at the driver input 
signals. Switching pulses shorter than 500 ns are 
suppressed and not transmitted to the IGBT. 
Power supply monitoring (Vs) 
A controlled 15 V-supply voltage is applied to the driver. If 
it falls below 13 V, an error is monitored and the error 
output signal switches to low level. 
1. The following descriptions apply to the use of the hybrid 
driver for IGBTs as well as for power MOSFETs. For the 
reason of shortness, only IGBTs will be mentioned in the 
following. The designations "collector" and "emitter" will refer 
to IGBTs, whereas forthe MOSFETs "drain" and "source" are 
to be read instead. 
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Error monitoring and error memory 
The error memory is set in case of under-voltage or short-
circuit of the IGBTs. In case of short-circuit, an error signal 
is transmitted by the VCE-input via the pulse transformers 
to the error memory. The error memory will lock all 
switching pulses to the IGBTs and trigger the error output 
(P10) of the driver. The error output consists of an open 
collector transistor, which directs the signal to earth in 
case of error. SEMIKRON recommends the user to 
provide for a pull-up resistor directly connected to the 
error evaluation board and to adapt the error level to the 
desired signal voltage this way . The open collector 
transistor may be connected to max. 30 V / 15 mAo If 
several SKHI 22Bs are used in one device, the error 
terminals may also be paralleled . 
ATTENTION: Only the SKHI 22A / 21A is equipped with 
an internal pull-up resistor of 10 kn versus Vs. The 
SKHI 22B does not contain an internal pull-up resistor. 
The error memory may only be reset, if no error is pending 
and both cycle signal inputs are set to low for> 9 j.Js at the 
same time. 
Pulse transformer set 
The transformer set consists of two pulse transformers 
one is used bidirectional for turn-on and turn-off signals of 
the IGBT and the error feedback between primary and 
secondary side, the other one for the DC/DC-converter. 
The DC/DC-converter seNes as potential-separation and 
power supply for the two secondary sides of the driver. 
The isolation voltage for the "H4"-type is 4000 V AC and 
2500 V AC for all other types . 
The secondary side consists of two symmetrical 
driver switches integrating the following compon-
ents: 
Supply voltage 
The voltage supply consists of a rectifier, a capacitor, a 
voltage controller for - 7 V and + 15 V and a + 10 V 
reference voltage . 
Gate driver 
The output transistors of the power drivers are 
MOSFETs. The sources of the MOSFETs are separately 
connected to external terminals in order to provide setting 
of the turn-on and turn-off speed by the external resistors 
RON and ROFF. Do not connect the terminals S7 with S8 
and S13 with S14, respectively. The IGBT is turned on by 
the driver at + 15 V by RON and turned off at - 7 V by ROFF. 
RON and ROFF may not chosen below 3 n. In order to 
ensure locking of the IGBT even when the driver supply 
voltage is turned off, a 22 kn-resistor versus the emitter 
output (E) has been integrated at output GOFF. 
V cE-monitoring 
The VCE-monitoring controls the collector-emitter voltage 
VCE of the IGBT during its on-state. VCE is internally 
limited to 10 V. If the reference voltage VCEref is exceeded, 
the IGBT will be switched off and an error is indicated. 
The reference voltage VCEref may dynamically be adapted 
to the IGBTs switching behaviour. Immediately after turn-
on of the IGBT, a higher value is effective than in the 
steady state. This value will, however, be reset , when the 
SEMIKRDN 
IGBT is turned off. VCEstat is the steady-state value of 
VCEref and is adjusted to the required maximum value for 
each IGBT by an external resistor RCE to be connected 
between the terminals CCE (S6/S15) and E (S9/S12) . It 
may not exceed 10 V. The time constant for the delay of 
VCEref may be increased by an external capacitor CCE, 
which is connected in parallel to RCE. It controls the time 
tmin which passes after turn-on of the IGBT before the 
VCE-monitoring is activated. This makes possible any 
adaptation to the switching behavior of any of the IGBTs. 
After tmin has passed, the VCE-monitoring will be triggered 
as soon as VCE > VCEref and will turn off the IGBT. 
External components and possible adjust-
ments of the hybrid driver 
Fig. 1 shows the required external components for 
adjustment and adaptation to the power module. 
VeE - monitoring adjustment 
The external components RCE and CCE are applied for 
adjusting the steady-state threshold and the short-circuit 
monitoring dynamic. RCE and CCE are connected in 
parallel to the terminals CCE (S15/ S6) and E (S12/ S9) . 
- - ... -
... : = = ..;..;.....-- . - - - - - -
.r '. --...- -- -:: -~ . . ~ _~ - - r="- '-----
::.~r:: --
J'~./ -, ;... 
10 20 30 Rei I kOhm 40 50 
Fig. 4 VCEstat in dependence of RCE (Tamb = 25°C) 
Dimensioning of RCE and CCE can be done in three steps: 
1. Calculate the maximum forward voltage from the 
datasheet of the used IGBT and determine VCEstat 
2. Calculate approximate value of RCE according to 
equation (1) or (1 .1) from VCEstat or determine RCE by 
using fig.4 . 
3. Determine tmin and calculate CCE according to 
equations (2) and (3). 
Typical values are 
for 1200 V IGBT: VCEstat= 5 V; tmin = 1,45j.Js, 
RCE = 18 kn, CCE = 330 pF 
for 1700 V IGBT: VCEstat = 6 V; tmin = 3j.Js, 
RCE = 36 kn, CCE = 470 pF 
Adaptation to 1700 V IGBT 
When using 1700 V IGBTs it is necessary to connect a 
1 kn / 0,4 W adaptation resistor between the VCE-
terminal (S20/ S1) and the respective collector. 
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Adaptation to error signal level 
An open collector transistor is used as error terminal, 
which, in case of error, leads the signal to earth. The 
signal has to be adapted to the evaluation circuit's voltage 
level by means of an externally connected pull-up 
resistor. The maximum load applied to the transistor shall 
be 30 V / 15 mAo 
As for the SKHI 22A / 21 A a 10 kQ pull-up resistor versus 
V s (P13) has already been integrated in the driver. 
IGBT switching speed adjustment 
The IGBT switching speed may be adjusted by the 
resistors RON and ROFF• By increasing RON the turn-on 
speed will decrease. The reverse peak current of the free-
wheeling diode will diminish. SEMIKRON recommends to 
adjust RON to a level that will keep the turn-on delay time 
td(on) of the IGBT < 1 j.1s. 
By increasing ROFF the turn-off speed of the IGBT will 
decrease. The inductive peak overvoltage during turn-off 
will diminish. 
The minimum gate resistor value for ROFF and RON is 3 Q. 
Typical values for RON and ROFF recommended by 
SEMIKRON are given in fig. 5 
CCE RCE 
pF k.!.1 SK-IGBT-Modul 
ISKM 50GB123D 330 18 
330 18 
15 330 18 
12 330 18 
12 12 330 18 
.SKM 200GB123D 10 10 330 18 






Fig. 5 Typical values for external components 










Fig. 3 shows the possible interlocking times between 
output1 and output2. Interlocking times are adjusted by 
connecting the terminals TDT1 (P5), TDT2 (P9) and 
SELECT (P6) either to earth/ GND (P7 and P14) 
according to the required function or by leaving them 
open. 
A typical interlocking time value is 3,25 IJs (P9 = GND; P5 
and P6 open). For SKHI 22A / 21A the terminals TDT1 
(P5) and SELECT (P6) are not existing. The interlocking 
time has been fixed to 3,25 IlS and may only be increased 
to 4,251ls by connecting TDT2 (P9) to Vs (P13). 
ATTENTION: If the terminals TDT1 (P5), TDT2 (P9) and 
SELECT (P6) are not connected, eventually connected 
track on PC-board may not be longer than 20 mm in order 
to avoid interferences. 
SEMIKRON recommends to start-up operation using the 
values recommended by SEMIKRON and to optimize the 
values gradually according to the IGBT switching 
behaviour and overvoltage peaks within the specific 
circuitry. 
Driver performance and application limits 
The drivers are designed for application with halfbridges 
and single modules with a maximum gate charge QGE < 
4 tJC (see fig. 6). 
The charge necessary to switch the IGBT is mainly 
depending on the IGBT's chip size, the DC-link voltage 
and the gate voltage. 
This correlation is also shown in the corresponding 
module datasheet curves. 
It should, however, be considered that the SKHI 22B is 
turned on at + 15 V and turned off at - 7 V. Therefore, the 
gate voltage will change by 22 V during every switching 
procedure. 
Unfortunately, most datasheets do not indicate negative 
gate voltages. In order to determine the required charge, 
the upper leg of the charge curve may be prolonged to 
+ 22 V for determination of approximate charge per 
switch. 
The medium output current of the driver is determined by 
the switching frequency and the gate charge. For the 
SKHI 228 the maximum medium output current is 
loutAvmax < ± 40 mA. 
The maximum switching frequency fMAX may be 
calculated with the following formula, the maximum value 
however being 50 kHz due to switching reasons: 
4.104 
fMAX(kHz) = Q C 
GE(n ) 
Fig. 6 shows the maximum rating for the output charge 


















10 20 30 
II 
-
~Rg=24 OHM 3,ae~c 
'.". Rg=18 OHM, 3.S21JC 
4>'-Rg=12 OHM, 3.071lC 
-+-Rg"'€ OHM 2,SOI'C 
o Rg=30HtI 2,lBIJC 
Fig. 6 Maximum rating for output charge per pulse 
Further application notes 
The CMOS-inputs of the hybrid driver are extremely 
sensitive to over-voltage. Voltages higher than Vs 
+ 0,3 V or below - 0,3 V may destroy these inputs. 
Therefore, control signal over-voltages exceeding the 
above values have to be avoided. 
Please provide for static discharge protection during 
handling. As long as the hybrid driver is not completely 










SKHI 21 A, SKHI 22 A I B SEMIKRDN 
assembled, the input terminals have to be short-circuited. 
Persons working with CMOS-devices have to wear a 
grounded bracelet. Any synthetic floor coverings must not 
be statically chargeable. Even during transportation the 
input terminals have to be short-circuited using, for 
example, conductive rubber. Worktables have to be 
grounded. The same safety requirements apply to 
MOSFET- and IGBT-modules! 
The connecting leads between hybrid driver and the 
power module should be as short as possible, the driver 
leads should be twisted. 
Any parasitic inductances within the DC-link have to be 
minimized. Over-voltages may be absorbed by C- or 
RCD-snubbers between the main terminals for PLUS and 
MINUS of the power module. 
When first operating a newly developed circuit, 
SEMIKRON recommends to apply low collector voltage 
and load current in the beginning and to increase these 
values gradually, observing the turn-off behaviour of the 
free-wheeling diode and the turn-off voltage spikes 
generated accross the IGBT. An oscillographic control will 
be necessary. In addition to that the case temperature of 
the module has to be monitored. When the circuit works 
correctly under rated operation conditions, short-circuit 
testing may be done, starting again with low collector 
voltage. 
It is important to feed any errors back to the control circuit 
and to switch off the device immediately in such events. 
Repeated turn-on of the IGBT into a short circuit with a 
high frequency may destroy the device. 
Mechanical fixing on PCB: 
In applications with mechanical vibrations (vehicles)2 do 
not use a ty-rap for fixing the driver, but - after soldering 
and testing - apply special glue. Recommended types: 
CIBA GEIGY XP 5090 + 5091; PACTAN 5011; WACKER 
A33 (ivory) or N199 (transparent), applied around the 
case edge (forms a concave mould). The housing may 
not be pressed on the PCB; do not twist the PCB with the 
driver soldered on, otherwise the internal ceramics may 
crack. The driver is not suitable for big PCBs. 
SEMIKRON offers a printed circuit board (PCB) type 
SKPC2006 compatible for mounting a SKHI 21A or 
SKHI 22A. This PCB contains the necessary tracks to 
connect the external capacitors CeE and resistors RCE, 
Ro~, Roff (see fig. 1). 
The PCB may directly be plugged to SEMITRANS 3-IG8T 
modules and be fixed to the heatsink by 3 thread bolts. 
Dimensions: Lx W x H := 96 x 67 x 1,5 mm. 
For further details please contact SEMIKRON. 
2, tested acceleration (x; y; z-axis):1 0-1 00 Hz: 1,5 g; 
shock: 5 g (TOV according to LES-DB-BN 411002) 
This technical information specifies devices but promises no characteristics. No warranty or guarantee expressed or implied is made 
regarding delivery, performance or suitability. 






























































Current Transducer LA 25-NP/SP25 
For the electronic measurement of currents: DC, AC, pulsed, 
mixed, with a galvanic isolation between the primary circuit 
(high power) and the secondary circuit (electronic circuit). 
(E: 
Electrical data 
Primary nominal r.m.s. current 
Primary current, measuring range 
Measuring resistance 
with ± 15 V @ ± 25 Atm •• 
@ ± 36 At ma• 
25 









mA Secondary nominal r.m.s. current 







Supply voltage (± 5 %) 
Current consumption 
Rm.s. voltage for AC isolation test, 50 Hz, 1 mn 
Rm.s. rated voltage 1), safe separation 
basic isolation 
Accuracy· Dynamic performance data 
Overall accuracy @ lPN' T A = 25"C 
Linearity 
Offset current 2) @ Ip = 0, T A = 25"C 
Residual current 3) @ Ip 0, after an overload of 3 x IpN 
Thermal drift of 10 - 40"C .. + 85"C 
Response time 4) @ 90 % of IpN 
di/dt di/dt accurately followed 
f Frequency bandwidth (- 1 dB) 
General data 
Ambient operating temperature 
Ambient storage temperature 
Primary coil resistance (per turn) @ T A = 25°C 
Secondary coil resistance @ T A = 85°C 
Isolation resistance @ 500 V, T A = 25"C 
Mass 
Standards 5) 
Notes: I) Pollution class 2 
2) Measurement carried out after 15 mn functionning 
± 15 V 
10 + Is mA 






± 0.05 ± 0.15 
± 0.05 ± 0.15 
± 0.25 ± 0.70 
< 1 
> 50 
DC .. 150 
- 40 .. + 85 















3) The result of the coercive field of the magnetic circuit 
4) With a di/dt of 100 NlJs 
5) A list of corresponding tests is available 
LEM Components 
· _ .. .. . ... ---:.:..,~, 
IpN = 5-6-8-12-25 A 
Features 
GClosed loop (compensated) multi-
range current transducer using the 
Hall effect 
GPrinted circuit board mounting 
C9lnsulated plastic case recognized 




= 2.5 kV (4 kV DC/5 mn) 
C9T A = - 40"C .. + 85°C. 
Advantages 
GExcelient accuracy 
C9Very good linearity 
(')Low temperature drift 
C>;Optimized response time 
C>;Wide frequency bandwidth 
C9No insertion losses 
C9High immunity to extemal 
interference 
C>;Current overload capability. 
Applications 
0)AC variable speed drives and servo 
motor drives 
C)Static converters for DC motor drives 
C)Battery supplied applications 
0)Uninterruptible Power Supplies 
(UPS) 
C>;Switched Mode Power Supplies 
(SMPS) 






















· _ .. · . _ .. · _ .. .. · .... . -_ ... 
Top view 
L 







Secondary terminals Connection 
Terminal + : supply voltage + 15 V 




1-S ~ RN 
LA 25-NP/SP25 M ~}--j~=:::J--QOV 
Terminal - : supply voltage -15V out ~--~[o~-,~o _____ ~~----~ 
Back view 
Number Pri mary cu r re n t Nominal 
of primary nominal maximum output current 
t urn s IpN [A] Ip [A] ISN [mAl 
1 25 36 25 
2 12 18 24 
3 8 12 24 
4 6 9 24 
5 5 7 25 
Mechanical characteristics 
eJGeneral tolerance 
eJFastening & connection of primary 
± 0.2 mm 
10 pins 
T urn s 
rat i 0 
KN 





0.7 x 0.6 mm 
(:')Fastening & connection of secondary 3 pins .9 1 mm 
C;Recommended PCB hole 1.2 mm 
P rim a r y Primary insertion Recommended 
resistance i n d u c t a n c e connections 
Rp [mt] Lp [/JH] 





5 4 321 IN 
1.1 0.09 ::c 
OUT 678910 
5 4 3 2 1 IN 
2.5 0.21 ~~ 
OUT 6 7 8 9 10 
5 4 3 2 1 IN 
4.4 0.37 :\:\\ 
OUT 6 7 8 9 10 
5 4 3 2 1 IN 
6.3 0.58 ~\\\ 
OUT 6 7 8 9 10 
Remark 
eJ1S is positive when Ip flows from terminals 1, 2, 3, 4, 5 to 
terminals 10, 9, 8, 7, 6. 










Voltage Transducer LV 25-P 
For the electronic measurement of voltages: DC, AG, pulsed ... , 
with a galvanic isolation between the primary circuit (high voltage) 
and the secondary circuit (electronic circuit). 
C€ 
Electrical data 
Primary nominal rm s. current 
Primary current, measuring range 
Measuring resistance 
with ± 12V 






@ ± 14 mAma, 
Secondary nominal r.m.s, current 
10 


















Supply voltage (± 5 %) 
Current consumption 10(@±15V)+ls mA 
R.m,s. voltage for AC isolation test ' ), 50 Hz, 1 mn 2.5 kV 
Accuracy - Dynamic performance data 
XG Overall Accuracy @ lPN' TA ::: 25°C @±12.,15V ±0.9 % 
@±15V(±5%) ±0,8 % 
EL Linearity <0.2 % 
Typ Max 
10 Offset current @ Ip 0, TA::: 25"C ±0,15 mA 
lOT Thermal drift oflo DoC ,. + 25°C ±0,06 ±0,25 mA 
+ 25°C .. + 70°C ±0,10 ±0,35 mA 
t
f 
Response time?) @ 90 % ofVpN 40 IJs 
General data 
TA Ambient operating temperature 0" + 70 DC 
T5 Ambient storage temperature - 25,. + 85 DC 
Rp Primary coil resistance @ TA = 70 C C 250 t 
Rs Secondary coil resistance @ TA ::: 70
cC 110 t 
m Mass 22 g 
Standards EN 50178(97.10.01) 
Notes: 1) Between primary and secondary 
2) R 1 25 k t (LIR constant, produced by the resistance and inductance 
of the primary circuit). 
LEM Components 
• ~a It · . _. · - .... .. ..,. -_ . ,. 
10 rnA 
10 .. 500 V 
Features 
Q)Closed loop (compensated) voltage 
transducer using the Hall effect 
C.:llnsulated plastic case recognized 
according to UL 94-VO. 
Principle of use 
\!:'For voltage measurements, a current 
proportional to the measured voltage 
must be passed through an external 
resistor R, which is selected by the 
user and installed in series with the 
primary circuit ofthe transducer. 
Advantages 
Q)Excelient accuracy 
Q)Very good linearity 
(::JLow thermal drift 
Q)Low response time 
Q)High bandwidth 
Q)High immunity to external 
interference 
Q)Low disturbance in common mode. 
Applications 
Q)AC variable speed drives and servo 
motor drives 
Q)Static converters for DC motor drives 
'Q)Battery supplied applications 
Q)Uninterruptible PowerSupplies 
(UPS) 













• _a ~ · . _. · - .. .. .... . -_ ... . 
Dimensions LV 25-P (in mm. 1 mm = 0.0394 inch) 
Bottom view Right view Top view 
26 






























(')Fastening & connection of primary 
'~Fastening & connection of secondary 
C,)Recommended PCB hole 
± 0.2 mm 
2 pins 
0.635 x 0.635 mm 
3 pins 1> 1 mm 
1.2mm 


















M I +\ \ 
/ 
Standard 00 




Terminal + : supply voltage +12 .. 15V 
Terminal M : measure 





LV ZS-P M ,,>--C:}--oOV 
-HT 
Remarks 
CDls is positive when V p is applied on terminal +HT. 
Q)This is a standard model. For different versions (supply 
voltages, turns ratios, unidirectional measurements ... ), 
please contact us. 
Instructions for use of the voltage transducer model LV 25-P 
Primary resistor R 1 the transducer's optimum accuracy is obtained at the nominal primary current. As far as possible. R 1 should be 
calculated so that the nominal voltage to be measured corresponds to a primary current of 10 mA. 
Example Voltage to be measured V PN = 250 V a) R. 25 kt 12.5 W, Ie '" 1 0 mA Accuracy = ± 08 % of V PN (@ TA + 25'C) 
b) R, = 50 kt 11.25 W. Ip '" 5 mA Accuracy = ± 1.6 % of VPN (@ TA + 25'C) 
Operating range (recommended) laking into account the resistance of the primary windings (which must remain low compared to R 1 in order 
to keep thermal deviation as low as possible) and the isolation. this transducer is suitable for measuring nominal voltages from 10 to '500 V. 





















_ 150 ohms for balanced di 









-/---------..... IVdc_ref pw m 
+----...... Iiq* 
r----I .... , Theta 
Hysterisis Current Controller Eab 14---1 
L-----------------------------j'theta 
This file simulates the shunt converter. The balanced and unbalanced dips are 
simulated using line resistors_ The series inverter is simulated a, a de source 
and a resistor. The de source is used to simulate the effect of a voltage dip when 
power flows from the series Inverter to the shunt converter. The resistor represent 
the power absorb by the series inverter when a dip occurs, The pulse generator 















ThiS is the "Calculatmg(,nd 3llgjc, theta" block The a1phu311d bctacomponents orthe supply volt"!J'iS 
obtained fann the modilied clarke tr311starl11311d theta calculated as arctafl of Ubeta/Ualpha 
Eab 
L-___ ..... (++ 
F"lrt(3» '3 1 .. r~ Product2 Constantt 
I (~rt(3»)13 r--L 




1 .. r;L-O 










This is the "Hysteresis Current Controller" block. It consist of a PI controller and a curren! regulator. The output of the PI is the reference d-component 
of the curren! while the q-componcnt is set to zero f()r ullIty power factor These two components are then transfomlcd to the abc reference currents 
which are compared tot he actual currents to ontain the sWlthcmg Signals for the shunt converter 
C'lC l·9·~ Vdcref U ~V ~
- 2 PI voltage 
Vdc Controller 





































This is the "Hysteresis CUlTCTlt controller" block This is where the actual currents are compared 













~ rD;J rl~vl 
T 1 ~wn'" 
r 
cfv+l. 
IL! 41 Trango~ers I I [ v v ;~ L-~I · .f@1. 0 NJ 
l! h C 
~ II r [~JI ~:~::;o':~ 
Discrete, 




J 1 +~ 9 ~lli~ lABI~-+--- -Jm~l''- ~-.\-..• L I L:J T . ," - r .--i C -
. C ,me.'!' 






'---!SVPWM Ubeta_ref Vab 14-----' 
U beta 
Vdc I... - Vac 14-------' 
SVPV\M 




The programmable voltage source is used to inject harmonics 
in the supply while the resistors are switched to obtain 
dips and swells as well as unbalanced dips. A 600V de 















i--------1 .. IIoo-tIEac E_beta 1-1----------, 
5th_alpha-
Modified Clari<e Transfonn 
E_beta I t:J---.s=2 
5th_beta-
7th_alpha-
G:)--Vab .. IVac 
V_dyos I .. I V_d_pos 
7th_bet.-
Processng V _ d_pos 
This is the "Control Alb'Ufithm" hloc!.. Two line-to-line voltab'eS from the supply and load are used to obtain the alpha and beta components 
of supply volt£ile as well as Vdpos of the load volta!,'e.the suThe 5th and 7th harmonics as well as the positive and nC£iltive sequence 
components that need to he injected into the system are added to obtain U _alpha and U _beta which are the inputs to the 










TIllS IS the "M ",Hied Clarke Transf(m,," block 

















Vab ~~l •  Product t+ + 
Constant 
1-(sqrt(3))13~Dl 




Delay of 114 cycle for extraction 
of pos and neg seq voltage 
Iu2l.rL~c::) 
LI lJL~'I'V 'V_'_", 
Coo""" 'rn',"' L 
(++ ) 1 .1-"",-1 ~ 1 Il101+ 
Band pass filter to fi Iter 
undetected harmanics1 
+ 
This is the "Processing V _dyos" hlock. The alpha and beta components of the load voltage are calculated form two line-to-line 
voltage using the moditled clarke transform. These components arc filtered to remove the undetected harmonics and then the 




























ru:~~~g 10 '-tu U . 'comPleX1 ~ 
Gama_pos 
~:r L_~_~_~ __ J ref _pos.... -Reference 3 
V_d_pos 
pi 
This IS the "Subsystem I" block. The alpha and beta components orthe 5th and 7th harmonIc are subtracted from the SlJPP ly alpha 
and beta components. The result is then filtered to remove the remaining undetected harmonics Then, the posillve and neg)lIivc 
sequence are processed and red 10 their respective controllers. Gama neg and Gama.pos are phase shifts added to eliminate the 
effect of the filter and transformers combination. Gain_neg is used for the same purpose. 5th_alpha", 5th.beta",7th alpha" 













These two blocks perform 
the half cycle averaging 
~~' --~--------------. ·· .. Iet>eta 
e_q 
~Ied 
~Ieq C=> 5th alpha* 
........... ~ Gain5th 1=:Ec::J 





po,;tive !eq angle 
::> ~ ... Iangle 
e_d 
:> 110 I angle e_q 
~ ... ~--..... 5th beta '\ I gama5th _ ",(2 I 





e_beta t----l ... ( 
d-q to alpha/beta 1 
~I : ed e_alpha 




... + t eta -







This is the "5th & 7th harmonics detection" block. Only the ncg;:ttivc sequence 5th harmonic and positive sequence 7th harmonic are detected to reduce the amount of compututatlon 
in order to achieve a resonable large sampling frequency. The supply alpha and beta components are transfiJrmed to different synchronous frames where the 5th and 7th harmonics 
are Isolated. Then, using the half cycle averagmg technique, they are measured. Thereafter, they are transformed back to the stationary frame. Gain7th, Gain5th, g;:tma7th and 
g;:tma5th arc introduced to eliminate the etfects of the combination ofthc low pass tilter and of the transformers on the injected harmonics. The modified harmonic components are 










') I ~ 
Ebeta 
~ theta .1ffiIL... GJc-----.1 ~~CJ 
[.!J - rO _ .. .,,, T;e~~~rt 0----0~ 
Dlocrete 
2nd-Order 




ThlS is the "DetectIon ofpositivc seq angle" block. The positive sequence voitage of the supply is first extrated. lJandpass 










This IS the "SYPWM" block. The SYPWM algorithm is processed here Firs!, the alpha and beta componcnts are scaled down hy the "AvOId Saturation" 
hlock if they exceed the maximum limit The sectors in which the vector lies are comp uted and three reference signals AreI', BreI' and eref arc comp utcd 
These signals are then compared to a high frequency carrier to obtain the switchmg signals. These signals are then inverted for the other IG BTs. 
o ~ <1:uaIPha_refJI 
Ualpha_ref 












li,_",,", l Ualpha Aref Aref AT 
~ .. ~ sector select Bref Bref 
~ .. 
BT 
I [UbetaJ>-~ U_beta 
.. r Ubeta Gref .. Gre! t--






















_________ />----t--lr-~ .... 1iI' u(2)/(sqrt(3)'sqrt(u(1 )A2+u(3)A2)) ~ 
weight M ... -----------........ LY lui 
Abs 
This is the "Avoid Saturation" block. The alpha and bcta components Irom the control algorithm are lllTIited to a maximum value so that the vector Uout does not exa:cd Vdc/sqrt(3). 
First. the maximum allowable value ofUalpha and Ubeta is processcd. Thcn. the actual values ofUalpha and Ubcta are compared to that maximum. If they are smaller. they are 















-6 rr~ Iol ;'I-.:J r .. 2 mult2 
I pha>=O comt2 
Iol ;. L:J r I L I ... r::;;lr-----III>I 
beta>=O r ... u ~;~  mult1 
constl 
tan(60)*Ualpha 
~ "'L:.J Lbl[} • AND. ,.,,~ m,'" : '" ' I L..J. '-'-.! 
=0", .0-Irf 00"0< 
... ~ r-;-,rJ'" NOT I I. LJ m"<O 
const5 
[] :0 ~ I ... 1 NOT 
Ubeta<=-la n(60)*1 Ual phal 
tan(60),Ualphal 
r::;;l ~~ Y~+----t""'O LJ mult4 
const4 
r::;;l ---:t:~ L-------------..... O 16ll ..... mul16 
const6 
















Ualpha DB h Jbeta 
c=J 
Arel 








"I == I '--- Ii>-+ 
~9 + '"" DC r--- iI-+ 










consl3 =3 Ubeta DA -
Sector3 
-+ select DC 
U.lpha DB 
CJ-~[] 
cC:Jst4 =4 Ubeta DA 
Sector4 

























This is the "Sector I" block. KnowlI1g the sector number, the referencc signals can be calculated as described in chapter 2 of the thesIs. 
Only the code for sector I IS shown 111 this appendix The code IS very slmilar for other sectors. The only dilercnce is 111 the 
malhs flmcllon llsed to calculate the lciercnce signals WhlCh is sector dependent as described in the thesis 
select 
u(3)+2"(u(2)) u-. 
u(2)/sqrt(3) dulLB X c:::::=J DB 
T _2 mult6 














MATLAB SIMULINK MODELS 




















) ~ 1 Il1051 
I_blu L:::'J 
Modified Clar1<e Transform 
E_alpha +------Jo.1 Ealpha U_alpha 1 ~~ .. I 
U_beta 
thetapos r !EaC E_beta I Control Algorithm 








This is the complete algorithm for voltage regulation, balancing and 
harmonics mitigation~ All measurements are read by the ADC blocks~ 
These signals are then amplified depending on the ratio of the LEM 












This is the "Modilkd Clarke Transfonn" block 
cab 
Eac 






















-(sqrt(3 ))13 2 
Product 10 
Constant1 ~I~ I 
(++ ) 
Delay of 114 cycle for extraction 
of pos and neg seq voltage 
~I+ 
~o o .... V .... V_d_poS 
-~~------~ 
ConSant3 Product3 
Band passfilterto filter 
undetected harmonics1 
+ 
This is the "Processing V_AJ)os .. block. The alpha and beta components of the load voltage are calculated form two line-to-line 
voltage using the modified clarke transfoml. These components are filtered to remove the undetected harmonics and thcn the 






































This is the "Hysteresis ('un"cnt cOlltroller" block. This IS WhtTC the actual currents are compared 










MASTER BIT OUT 
OS1104BIT_OUT _C5 
IT] n ~ .. - EnJ ~  ~ z 0 .. ~I pwm Unit Delay 10- ~Eean • 
~ -- ~ ... -- Switch 1 
_Ds1104BIT _OUT _C9 
MASTER BIT OUT 
_OS1104BIT _OUT _C11 
OS110481T _OUT _C13 
MASTER BIT OUT 
















5th_alpha ~ ~ 






This is the "Contro1 Algorithm" block Tbe 5th and 7th harmonics a'\ well a'S the posltlve and negative sequence components that need 



























5th & 7th~ha.m~onics 
detection 
DL G.m.:"', 








~y L----'" Ualpha_pos+neg 
~c:J T CO""_OO"""' 
This is the "Subsysteml" block. The alpha and beta components of the 5th and 7th harmonic arc subtracted from the supply alpha 
and beta components. The result is then filtered to remove the remaming undetected harmonics. Then, the positive and negative 
sequence are processed and fed to their respective controllers. Gama neg and Gamapos are phase shifts added to eliminate the 
effect of the filter and transformers combination. Gain_neg is used for the same purpose. 5th_alpha*, 5th_beta*,7th_alpha* 










1 hese two blocks perfonm 
the half cycle averaging 
eaIPha~=~t~ed e_alpha ~ ~Galn5th I=~Q::). 






Detecti 0 n of 
positive seq angle 
pos7th 
7th_alpha 
~Ied e_alpha I 110 c=:> 
~Ieq 
theta e_beta I 1Ioc=) 
7th_beta 




This is the "5th & 7th harmonics detection" block. Only the nCgiltivc sequence 5th harmonic and positive sequence 7th harmonic are detected to reduce the amount of compututation 
In order to achieve a fC'sonable large sampling frequency. The supply alpha and beta components arc transformed to different synchronous frames where the 5th and 7th harmonics 
are isolated. Then, using the half cycle averaging technique, they are measured. Thereafter, they are transformed back to the stationary frame Gain7th, Gain5th, gilma7th and 
gilITIaSth are introduced to eliminate the effects of the combination of the low pass filter and ofthe transformers on the injected harmonics. The modified harmonic components arc 

















l theta 8-----. (Atan2 fen) 
jl~f .J-.~O 2nd-Ortler thelaPos 
Filler 
This is the "Detection of posilive seq angle" block. Tne posaive sequence voltal,''' oftne supply is first c:crrated. Bandpass 










o ~ <@~I~ha~;~f]1 
Ualpha_ref 
U ~ <1Ubeta_refll 
Ubeta_ref 
~IPhal) ~I U_alpha 
sector j 
I [U~~t~l) ~IU_beta 
·Fi nd j n9 Sector· 
~ 
Avoid Saturation 
L!,,,;;:- .~ .. ~~ .. 
--------110-1 select T21 ~1T21 Tp 
Ubeta Sector 1 . --+-1 Sector 
Determining 
timest1 and t2 I1L-IPWM Stop 
~ ~DSPPVVMSV const1 DS1104SL_ _ 
This is the "SVPWM" block. The SVPWM algorithm is processed here. First, the alpha and bela components are scaled down by the" Avoid Saturation" 
block if they exceed the maximum Iimit.The sectors in which the vector lies are computed and times T J and T2 are found. The sector number and the two 










Sign_vdref [~ (abs(u[1 ]»u[6])"«u(2)*u[6])/{u[5]))+(abs(u[1 ])<;u[6])'(u[1]/u[5]) 
Sign_vqref 
L--_~/ • .r~V(~~3).::::r;~ : ~: ::' / 
Abs 
This is the "Avoid Saturation" block. The alpha and beta components from the control algorithm are limited to a ma:"imum value so that the vector Uuul does not exceed Vddsqrt(3). 
First, the maximum allowable value ofUalpha and Ubeta is processed Then, the actual values ofUalpha and Uheta are compared to that maximum. If they arc smaller, they are 










This is the "Determining times 11 and 12" block. Knowing the sector number, T1 and T2 in each sector can be calculated. 
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~I Sector1 !+ 2 ~c::J + 1+ T2 




























=:0 T2 I c:r- select i coost5 =5 
Sector5 
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---.... INOT I. III> 
... ~~~I - ...... 1 NOT LI -I--'-r -t---r ... D U mult4 
const4 
L-___ .,...~ r:-l~~ 
.... 1 " .. ~ 1 ~ mult6 
const6 
This is the "Finding Sector" block. The sector in which Uout lies is dctcnnined according to the flow chart given in chapter two of the thesis. 










Thus is the block "Sector I" Note that blocks lor the remainmg sectors are not shown in this appendix but they are similar to this one. 
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